US5963464A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stackable memory card
Assignee: International Business Machines Corp
•
Filing: 1998-02-26
•
Granted: 1999-10-05
•
Expires: 2018-02-26
Abstract
Abstract A memory card design which allows for stackable memory cards so that a computer system's memory capabilities can be expanded by connecting a first memory card to sockets of the computer system's motherboard and then stacking subsequent memory cards on top of this first memory card. The memory card design includes connector sockets on a top surface of the card which allow for another card to be plugged into these sockets. Also, a presence detect serial EPROM and steer and encode logic are provided to assign a unique system address to each presence detect. The serial presence detect address select wiring are offset within the stack as are RAS lines so that all lines do not have to be hard-wired through each card of a stack of the present invention.
Inventors
- 👤 Timothy J. Dell
- 👤 Marc R. Faucher
- 👤 Bruce G. Hazelzet
- 👤 Dale Edward Pontius
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 21:04
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/06; G11C5/02; G11C5/14
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
75 words
A memory assembly having a plurality of memory cards comprising: a) connectors locatable on a top surface and a bottom surface of each card configured to interconnected one card with another in face to face relationship; b) a presence detect logic information on each card; c) encoding logic capable of selecting the proper presence detect logic in a stack of memory cards; and d) offset serial presence detect address select wiring including offset RAS wiring.
Claim 2
Dependent Claim
75 words
A memory assembly having a plurality of memory cards comprising: a) connectors locatable on a top surface and a bottom surface of each card configured to interconnected one card with another in face to face relationship; b) a presence detect logic information on each card; c) encoding logic capable of selecting the proper presence detect logic in a stack of memory cards; and d) offset serial presence detect address select wiring including offset RAS wiring.
Claim 3
Dependent Claim
16 words
The memory card assembly of claim 1 wherein the memory cards are dual in-line memory modules.
Claim 4
Dependent Claim
13 words
The memory card assembly of claim 1 further comprising steering and decoding logic.
Claim 5
Dependent Claim
20 words
The memory card assembly of claim 3 further comprising a priority encoder in communication with the presence detect logic information.
Claim 6
Dependent Claim
18 words
The memory card assembly of claim 4 wherein the priority encoder is an 8 to 3 priority encoder.
Claim 7
Dependent Claim
22 words
The memory card assembly of claim 5 further comprising data and clock lines in serial communication with the plurality of memory cards.
Claim 8
Dependent Claim
16 words
The memory card of claim 1, wherein said presence detect logic is included on an EPROM.
Claim 9
Dependent Claim
78 words
A stackable memory card comprising: a) connector sockets locatable on a first surface of the card; b) connector pins locatable on a second surface of the card opposite to said first surface; c) a presence detect logic information; d) a priority encoder in communication with the presence detect information; e) a plurality of DRAMs; f) encoding logic capable of selecting the presence detect logic information; and g) offset serial presence detect address select wiring including offset RAS wiring.
Claim 10
Dependent Claim
78 words
A stackable memory card comprising: a) connector sockets locatable on a first surface of the card; b) connector pins locatable on a second surface of the card opposite to said first surface; c) a presence detect logic information; d) a priority encoder in communication with the presence detect information; e) a plurality of DRAMs; f) encoding logic capable of selecting the presence detect logic information; and g) offset serial presence detect address select wiring including offset RAS wiring.
Claim 11
Dependent Claim
17 words
The memory card of claim 8 wherein the priority encoder is an 8 to 3 priority encoder.
Claim 12
Dependent Claim
15 words
The memory card of claim 8 wherein the memory card is a dual-inline memory module.
Claim 13
Dependent Claim
17 words
The memory card of claim 8, wherein said presence detect logic information is included on an EPROM.
Claim 14
Dependent Claim
110 words
A stackable memory module comprising; a printed circuit card having a top surface with a first top surface contact thereon and a bottom surface with a first bottom surface connector thereon; at least one electrical device mounted on said printed circuit card; first circuitization connecting said first bottom surface connector to said first top surface connector, said first circuitization being tapped into by said at least one electrical device; and a second top surface connector and a second bottom surface connector, second circuitization for transmission of a control signal from said second top surface connector to said second bottom surface connector which is offset from said second top surface connector.
Claim 15
Dependent Claim
110 words
A stackable memory module comprising; a printed circuit card having a top surface with a first top surface contact thereon and a bottom surface with a first bottom surface connector thereon; at least one electrical device mounted on said printed circuit card; first circuitization connecting said first bottom surface connector to said first top surface connector, said first circuitization being tapped into by said at least one electrical device; and a second top surface connector and a second bottom surface connector, second circuitization for transmission of a control signal from said second top surface connector to said second bottom surface connector which is offset from said second top surface connector.
Claim 16
Dependent Claim
16 words
The memory card assembly of claim 12 wherein the memory cards are dual in-line memory modules.
Claim 17
Dependent Claim
13 words
The memory card assembly of claim 13 further comprising steering and decoding logic.
Claim 18
Dependent Claim
19 words
The memory card assembly of claim 14 further comprising a priority encoder in communication with the presence detect information.
Claim 19
Dependent Claim
18 words
The memory card assembly of claim 15 wherein the priority encoder is an 8 to 3 priority encoder.
Claim 20
Dependent Claim
22 words
The memory card assembly of claim 16 further comprising data and clock lines in serial communication with the plurality of memory cards.
Claim 21
Independent Claim
154 words
A method of adding memory to a motherboard in a computer system comprising the steps of: providing a first printed circuit card having a top surface with a first top surface contact thereon and a bottom surface with a first bottom surface connector thereon; at least one electrical device mounted on said printed circuit card; providing first circuitization connecting said first bottom surface connector to said first top surface connector, said first circuitization being tapped into by said at least one electrical device; providing a second top surface connector and a second bottom surface connector, providing second circuitization for transmission of a control signal from said second top surface connector to said second bottom surface connector which is offset from said second top surface connector; and connecting the first bottom surface connection to a computer system motherboard to thereby shift at least one signal from said motherboard to said offset second top surface connector.
Claim 22
Independent Claim
154 words
A method of adding memory to a motherboard in a computer system comprising the steps of: providing a first printed circuit card having a top surface with a first top surface contact thereon and a bottom surface with a first bottom surface connector thereon; at least one electrical device mounted on said printed circuit card; providing first circuitization connecting said first bottom surface connector to said first top surface connector, said first circuitization being tapped into by said at least one electrical device; providing a second top surface connector and a second bottom surface connector, providing second circuitization for transmission of a control signal from said second top surface connector to said second bottom surface connector which is offset from said second top surface connector; and connecting the first bottom surface connection to a computer system motherboard to thereby shift at least one signal from said motherboard to said offset second top surface connector.
Claim 23
Dependent Claim
17 words
The invention as defined in claim 18, wherein said at least one signal is a RAS signal.
Claim 24
Dependent Claim
71 words
The invention as defined in claim 18, further characterized by providing a second printed circuit card substantially identical to said first circuit card, and connecting the first bottom surface connector of said second circuit card to the first top surface contact on said first printed circuit card to thereby offset at least one signal received from said first card one position from said first card and two positions from said motherboard.
Claim 25
Dependent Claim
16 words
The invention as defined in claim 20, wherein the memory cards are dual in-line memory modules.
Claim 26
Dependent Claim
19 words
The invention as defined in claim 20, further comprising steering and decoding logic on each of said printed card.
Claim 27
Dependent Claim
19 words
The invention as defined in claim 22, further comprising a priority encoder in communication with the presence detect information.
Claim 28
Dependent Claim
23 words
The invention as defined in claim 21, further comprising providing data and clock lines in serial communication with each of the memory cards.
References Cited (Backward Citations)
US4045105A
Cited
US4884237A
Cited
US4967142A
Cited
US4888773A
Cited
US5211565A
Cited
US5200917A
Cited
US5481436A
Cited
US5514907A
Cited
US5758056A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-10-04 | 2003-04-05 | 2003-10-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-10-04 | 2007-04-05 | 2007-10-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-10-04 | 2011-04-05 | 2011-10-05 | $7700.00 | Window Closed / Lapsed |