US5961649A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for propagating a signal between synchronous clock domains operating at a non-integer frequency ratio
Assignee: Intel Corp
•
Filing: 1997-12-04
•
Granted: 1999-10-05
•
Expires: 2017-12-04
Abstract
Abstract A method of transmitting a signal from a relatively fast clock domain to a relatively slow clock domain is described. The fast and slow clock domains operate according to respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples. A first state of an input signal is latched at the commencement of a first period of the fast clock signal, the commencement of the first period of the fast clock signal being substantially coincident with the commencement of a first period of the slow clock signal. In response to the latching of the first state of the input signal, a first output signal is generated and held over the first period, and at least one further period, of the fast clock signal. The first output signal is then latched in the second time domain in response to the commencement of a second period of the slow clock signal, the second period being immediately subsequent to the first period of the slow clock signal.
Inventors
- 👤 Narendra Khandekar
- 👤 Ashish S. Gadagkar
- 👤 Robert F. Kubick
- 👤 Vincent E. VonBokern
- 👤 Manish Muthal
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 13:18
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
222 words
A method of transmitting a signal from a relatively fast clock domain to a relatively slow clock domain, the fast and slow clock domains operating according to respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples, the method including: maintaining a first signal state, latched in the fast clock domain in response to commencement of a first period of the fast clock signal which is substantially co-incident with the commencement of a first period of the slow clock signal, through the first and at least one further period of the fast clock signal, and latching the first signal state in response to the commencement of a second period of the slow clock signal in the slow clock domain, the second period immediately following the first period of the slow clock signal; and maintaining a second signal state, latched in the fast clock domain in response to the commencement of a third period of the fast clock signal not co-incident with the commencement of a period of the slow clock signal, through the third period of the fast clock signal, and latching the second signal state in response to the commencement of a third period of the slow clock signal, the third period immediately following the second period of the slow clock signal.
Claim 2
Independent Claim
222 words
A method of transmitting a signal from a relatively fast clock domain to a relatively slow clock domain, the fast and slow clock domains operating according to respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples, the method including: maintaining a first signal state, latched in the fast clock domain in response to commencement of a first period of the fast clock signal which is substantially co-incident with the commencement of a first period of the slow clock signal, through the first and at least one further period of the fast clock signal, and latching the first signal state in response to the commencement of a second period of the slow clock signal in the slow clock domain, the second period immediately following the first period of the slow clock signal; and maintaining a second signal state, latched in the fast clock domain in response to the commencement of a third period of the fast clock signal not co-incident with the commencement of a period of the slow clock signal, through the third period of the fast clock signal, and latching the second signal state in response to the commencement of a third period of the slow clock signal, the third period immediately following the second period of the slow clock signal.
Claim 3
Dependent Claim
29 words
The method of claim 1 including disabling a transition of the first signal state at the commencement of the at least one further period of the fast clock signal.
Claim 4
Dependent Claim
33 words
The method of claim 2 wherein the disabling comprises disabling a latch which maintains the first signal state at the commencement of the at least one further period of the fast clock signal.
Claim 5
Dependent Claim
44 words
The method of claim 1 wherein the non-integer multiple is 1.5, and wherein the first signal state is maintained through the first and a second period of the fast clock signal, the second period immediately following the first period of the fast clock signal.
Claim 6
Dependent Claim
49 words
The method of claim 1 wherein the respective commencements of the periods of the fast and slow clock periods comprise respective rising edges of the fast and slow clock signals, and the rising edges of the respective first periods of the fast and slow clock signals being substantially co-incident.
Claim 7
Independent Claim
171 words
A method of transmitting a signal from a fast clock domain to a slow clock domain of a computer system, the fast and slow clock domains being clocked by respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples, the method including: latching a first state of an input signal at the commencement of a first period of the fast clock signal, the commencement of the first period of the fast clock signal being substantially coincident with the commencement of a first period of the slow clock signal; in response to the latching of the first state of the input signal, generating and holding a first output signal over the first period and at least one further period of the fast clock signal; and latching the first output signal in the slow clock domain in response to commencement of a second period of the slow clock signal, the second period being immediately subsequent to the first period of the slow clock signal.
Claim 8
Independent Claim
171 words
A method of transmitting a signal from a fast clock domain to a slow clock domain of a computer system, the fast and slow clock domains being clocked by respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples, the method including: latching a first state of an input signal at the commencement of a first period of the fast clock signal, the commencement of the first period of the fast clock signal being substantially coincident with the commencement of a first period of the slow clock signal; in response to the latching of the first state of the input signal, generating and holding a first output signal over the first period and at least one further period of the fast clock signal; and latching the first output signal in the slow clock domain in response to commencement of a second period of the slow clock signal, the second period being immediately subsequent to the first period of the slow clock signal.
Claim 9
Dependent Claim
122 words
The method of claim 6 including: latching a second state of the input signal at the commencement of a third period of the fast clock signal, the commencement of the third period of the fast clock not being substantially coincident with the commencement of a period of the slow clock signal; in response to the latching of the second state of the input signal, generating and holding a second output signal over the third period of the fast clock signal; and latching the second output signal at the commencement of a third period of the slow clock, the commencement of the third period of the slow clock signal being substantially co-incident with the commencement of a period of the fast clock signal.
Claim 10
Dependent Claim
29 words
The method of claim 6 including disabling a transition of the first output signal at the commencement of the at least one further period of the fast clock signal.
Claim 11
Dependent Claim
33 words
The method of claim 8 wherein the disabling comprises disabling a latch which holds the first output signal at the commencement of the at least one further period of the fast clock signal.
Claim 12
Dependent Claim
44 words
The method of claim 6 wherein the non-integer multiple is 1.5, and wherein the first output signal is maintained through the first and a second period of the fast clock signal, the second period immediately following the first period of the fast clock signal.
Claim 13
Dependent Claim
49 words
The method of claim 6 wherein the respective commencements of the periods of the fast and slow clock periods comprise respective rising edges of the fast and slow clock signals, and the rising edges of the respective first periods of the fast and slow clock signals are substantially coincident.
Claim 14
Dependent Claim
181 words
Circuitry for propagating a signal from a fast clock domain to a slow clock domain, the fast and slow clock domains being clocked by respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples, the circuitry comprising: a first latch, operable in the fast clock domain, coupled to latch a first state of an input signal in response to commencement of a first period of the fast clock signal which is substantially co-incident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the slow clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal.
Claim 15
Dependent Claim
181 words
Circuitry for propagating a signal from a fast clock domain to a slow clock domain, the fast and slow clock domains being clocked by respective fast and slow clock signals that are substantially synchronized and that have respective frequencies that are non-integer multiples, the circuitry comprising: a first latch, operable in the fast clock domain, coupled to latch a first state of an input signal in response to commencement of a first period of the fast clock signal which is substantially co-incident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the slow clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal.
Claim 16
Dependent Claim
123 words
The circuitry of claim 12 wherein: the first latch is coupled to latch a second state of the input signal in response to the commencement of a third period of the fast clock signal which is not coincident with the commencement of a period of the slow clock signal, to generate a second output signal corresponding to the latched second state of the input signal and to hold a state of the second output signal over the third period of the fast clock signal; and the second latch is coupled to latch the state of the second output signal in response to the commencement of a third period of the slow clock signal immediately following the second period of the slow clock signal.
Claim 17
Dependent Claim
51 words
The circuitry of claim 12 including a disabling circuit, coupled to the first latch, to detect the commencement of the at least one further period of the fast clock signal and to disable the latch responsive to the commencement of the at least one further period of the fast clock signal.
Claim 18
Dependent Claim
195 words
A controller for use in a computer system, the controller comprising: a first circuit operable in a first clock domain clocked by a relatively fast clock signal; a second circuit operable in a second clock domain clocked by a relatively slow clock signal, the fast and slow clock signals being substantially synchronous and having respective frequencies that are non-integer multiples; a first latch, operable in the first clock domain, coupled to latch a first state of an input signal in response to commencement of a first period of the fast clock signal which is substantially coincident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the second clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal.
Claim 19
Dependent Claim
195 words
A controller for use in a computer system, the controller comprising: a first circuit operable in a first clock domain clocked by a relatively fast clock signal; a second circuit operable in a second clock domain clocked by a relatively slow clock signal, the fast and slow clock signals being substantially synchronous and having respective frequencies that are non-integer multiples; a first latch, operable in the first clock domain, coupled to latch a first state of an input signal in response to commencement of a first period of the fast clock signal which is substantially coincident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the second clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal.
Claim 20
Dependent Claim
123 words
The controller of claim 15 wherein: the first latch is coupled to latch a second state of the input signal in response to the commencement of a third period of the fast clock signal which is not co-incident with the commencement of a period of the slow clock signal, to generate a second output signal corresponding to the latched second state of the input signal and to hold a state of the second output signal over the third period of the fast clock signal; and the second latch is coupled to latch the state of the second output signal in response to the commencement of a third period of the slow clock signal immediately following the second period of the slow clock signal.
Claim 21
Dependent Claim
51 words
The controller of claim 15 including a disabling circuit, coupled to the first latch, to detect the commencement of the at least one further period of the fast clock signal and to disable the latch responsive to the commencement of the at least one further period of the fast clock signal.
Claim 22
Dependent Claim
35 words
The controller of claim 15 wherein the first circuit comprises a first interface to be coupled to a first bus, and the second circuit comprises a second interface to be coupled to a second bus.
Claim 23
Dependent Claim
37 words
The controller of claim 15 wherein the first bus is to be coupled to a general-purpose processor of a computer system, and the second bus is to be coupled to a graphics processor of the computer system.
Claim 24
Dependent Claim
261 words
A computer system comprising: a first processor; a second processor; a controller coupled to the first processor via a first bus and to the second processor via a second bus, the controller including: a first interface coupled to the first bus, and operable in a first clock domain clocked by a relatively fast clock signal; a second interface coupled to the second bus, and operable in a second clock domain clocked by a relatively slow clock signal, the first and second clock signals being substantially synchronous and having respective frequencies that are non-integer multiples; a first latch, operable in the first clock domain, coupled to latch a first state of an input signal, received from the first interface, in response to commencement of a first period of the fast clock signal which is substantially coincident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the second clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal, to generate a second output signal corresponding to the latched state of the first output signal, and to propagate the second output signal to the second interface.
Claim 25
Dependent Claim
261 words
A computer system comprising: a first processor; a second processor; a controller coupled to the first processor via a first bus and to the second processor via a second bus, the controller including: a first interface coupled to the first bus, and operable in a first clock domain clocked by a relatively fast clock signal; a second interface coupled to the second bus, and operable in a second clock domain clocked by a relatively slow clock signal, the first and second clock signals being substantially synchronous and having respective frequencies that are non-integer multiples; a first latch, operable in the first clock domain, coupled to latch a first state of an input signal, received from the first interface, in response to commencement of a first period of the fast clock signal which is substantially coincident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the second clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal, to generate a second output signal corresponding to the latched state of the first output signal, and to propagate the second output signal to the second interface.
Claim 26
Dependent Claim
22 words
The computer system of claim 20 wherein the first processor is a general-purpose processor and the second processor is a graphics processor.
Claim 27
Dependent Claim
208 words
A computer system comprising: a first processor coupled to a first bus operable in a first clock domain clocked by a relatively fast clock signal; a second processor coupled to a second bus operable in a second clock domain clocked by a relatively slow clock signal; a first latch, operable in the first clock domain, coupled to latch a first state of an input signal in response to commencement of a first period of the fast clock signal which is substantially coincident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the second clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal, to generate a second output signal corresponding to the latched state of the first output signal, and to propagate the second output signal to the second processor.
Claim 28
Dependent Claim
208 words
A computer system comprising: a first processor coupled to a first bus operable in a first clock domain clocked by a relatively fast clock signal; a second processor coupled to a second bus operable in a second clock domain clocked by a relatively slow clock signal; a first latch, operable in the first clock domain, coupled to latch a first state of an input signal in response to commencement of a first period of the fast clock signal which is substantially coincident with the commencement of a first period of the slow clock signal, to generate a first output signal corresponding to the latched first state of the input signal and to hold a state of the first output signal over the first and at least one further period of the fast clock signal; and a second latch, operable in the second clock domain, coupled to latch the state of the first output signal in response to the commencement of a second period of the slow clock signal, the second period immediately following the first period of the slow clock signal, to generate a second output signal corresponding to the latched state of the first output signal, and to propagate the second output signal to the second processor.
Claim 29
Dependent Claim
22 words
The computer system of claim 22 wherein the first processor is a general-purpose processor and the second processor is a graphics processor.
References Cited (Backward Citations)
US5313594A
Cited
US5511209A
Cited
US5448715A
Cited
US5471587A
Cited
US5535377A
Cited
US5600824A
Cited
US5675615A
Cited
US5710910A
Cited
US5758131A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-10-04 | 2003-04-05 | 2003-10-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-10-04 | 2007-04-05 | 2007-10-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-10-04 | 2011-04-05 | 2011-10-05 | $7700.00 | Window Closed / Lapsed |