← Back to Patent Explorer
US5951804A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for simultaneously manufacturing chip-scale package using lead frame strip with a plurality of lead frames

Assignee: Samsung Electronics Co Ltd
•
Filing: 1997-06-30
•
Granted: 1999-09-14
•
Expires: 2017-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for simultaneously manufacturing chip-scale packages employing a lead frame strip having a plurality of lead frames. The method includes the steps of forming the lead frame strip and the plurality of TAB tapes, and then simultaneously bonding bottom surfaces of parallel leads and tie bars of each of the respective lead frames to a top surface of the TAB tape. A plurality of chips are attached to the top surface of the TAB tape and the chips are electrically connected to contact leads formed on the TAB tape. The chips and electrical connections are then encapsulated with a molding resin to form individual packages. The individual packages are then separated from the lead frame strip.

Inventors

  • 👤 Young Do Kweon
  • 👤 Kwang Soo Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:38
CPC Classifications
H; H10; H10W; H10W74/00; H10P; H10P72/00; H10P72/70; H10P72/74; H10W70/00; H10W70/40; H10W70/453; H10P72/743; H10W72/00; H10W72/851; H10W72/853; H10W72/865; H10W90/00; H10W90/701; H10W90/751; H10W90/754; Y; Y10; Y10T; Y10T156/00; Y10T156/10; Y10T156/1089; Y10T156/1092; Y10T156/1093; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49169; Y10T29/49171; Y10T29/49172; Y10T29/49204; Y10T29/49208; Y10T29/49217

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 165 words
A method for manufacturing chip-scale packages using a plurality of tape automated bonding strips and a lead frame strip having a plurality of open central spaces, the method comprising steps of: bonding a bottom surface of the lead frame strip to top surfaces of the plurality of tape automated bonding tapes in such a manner that a portion of each of the plurality of tape automated bonding tapes is placed adjacent to one of the plurality of open central spaces; attaching one of a plurality of chips to each of the top surfaces of the plurality of tape automated bonding tapes in the open central spaces of the lead frame strip; electrically connecting respective chips to contact leads formed on respective tape automated bonding tapes; encapsulating exposed portions of the plurality of chips, the contact leads, and a portions of the plurality of tape automated bonding tapes with a molding resin to form individual packages; and separating the individual packages from the lead frame strip.
Claim 2
Independent Claim 165 words
A method for manufacturing chip-scale packages using a plurality of tape automated bonding strips and a lead frame strip having a plurality of open central spaces, the method comprising steps of: bonding a bottom surface of the lead frame strip to top surfaces of the plurality of tape automated bonding tapes in such a manner that a portion of each of the plurality of tape automated bonding tapes is placed adjacent to one of the plurality of open central spaces; attaching one of a plurality of chips to each of the top surfaces of the plurality of tape automated bonding tapes in the open central spaces of the lead frame strip; electrically connecting respective chips to contact leads formed on respective tape automated bonding tapes; encapsulating exposed portions of the plurality of chips, the contact leads, and a portions of the plurality of tape automated bonding tapes with a molding resin to form individual packages; and separating the individual packages from the lead frame strip.
Claim 3
Dependent Claim 38 words
A method for manufacturing a chip-scale package, as recited in claim 1, further comprising the steps of aligning respective tape automated bonding tapes below respective open central spaces in the lead frame strip, prior to the bonding step.
Claim 4
Dependent Claim 51 words
A method for manufacturing a chip-scale package, as recited in claim 1, wherein, in the bonding step, an outer periphery of each of the tape automated bonding tapes is bonded to a plurality of lead frames extending from the lead frame strip into each of the plurality of open central spaces.
Claim 5
Dependent Claim 48 words
A method for manufacturing a chip-scale package, as recited in claim 3, wherein, in the bounding step, the outer periphery of respective tape automated bonding tapes is bonded simultaneously to respective lead frames extending from the lead frame strip into each of the plurality of open central spaces.
Claim 6
Dependent Claim 52 words
A method for manufacturing a chip-scale package, as recited in claim 3, wherein, in the bonding step, an outer periphery of each of the tape automated bonding tapes is also bonded to a plurality of tie bars extending from the lead frame strip into each of the plurality of open central spaces.
Claim 7
Dependent Claim 51 words
A method for manufacturing a chip-scale package, as recited in claim 5, wherein, in the bonding step, the outer periphery of respective tape automated bonding tapes is bonded simultaneously to respective lead frames and tie bars extending from the lead frame strip into each of the plurality of open central spaces.
Claim 8
Dependent Claim 46 words
A method for manufacturing a chip-scale package, as recited in claim 1, wherein the encapsulating step further comprises the substeps of: encapsulating the top surfaces of the tape automated bonding tapes and the chips; and encapsulating the electrical connections between the chips and the contact leads.
Claim 9
Dependent Claim 46 words
A method for manufacturing a chip-scale package, as recited in claim 7, wherein the substeps of encapsulating the top surfaces of the tape automated bonding tapes and the chips is performed before the step of encapsulating the electrical connections between the chips and the contact leads.
Claim 10
Dependent Claim 46 words
A method for manufacturing a chip-scale package, as recited in claim 7, wherein the substeps of encapsulating the top surfaces of the tape automated bonding tapes and the chips is performed after the step of encapsulating the electrical connections between the chips and the contact leads.
Claim 11
Dependent Claim 47 words
A method for manufacturing a chip-scale package, as recited in claim 7, wherein the substeps of encapsulating the top surfaces of the tape automated bonding tapes and the chips is performed simultaneously with the step of encapsulating the electrical connections between the chips and the contact leads.

References Cited (Backward Citations)

US2758256A Cited
US3226802A Cited
US3160790A Cited
US3342927A Cited
US3614832A Cited
US3537175A Cited
US3568129A Cited
US4892245A Cited
US5357400A Cited
US5440452A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-09-13 2003-03-15 2003-09-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-09-13 2007-03-15 2007-09-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-09-13 2011-03-15 2011-09-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag