← Back to Patent Explorer
US5933656A Expired / Lapsed US ⏱️ 0.0 years remaining

System for interfacing host computer to multiple peripheral devices using daisy-chainable bus and federated computational input/output circuit card assemblies

Assignee: L3 Technologies Inc
•
Filing: 1997-06-18
•
Granted: 1999-08-03
•
Expires: 2017-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A federated system comprising a plurality of input/output circuit card assemblies and a Firewire or other daisy-chainable bus that provides low latency communication between a host computer and peripheral devices. A single circuit card assembly is used to interface to each peripheral device, and communication between the host computer and peripheral device may be made using a plurality of different communication protocols. The input/output circuit card assembly is daisy-chainable and incorporates circuitry that implements a bus constructed to Firewire (IEEE-1394) and other electrical specifications.

Inventors

  • 👤 Dennis D. Hansen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 23:11
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/40052; H04L12/40123; G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4247; G06F13/426

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 111 words
A federated computational input/output system for interfacing a host computer to multiple input and output peripheral devices, said system comprising: a host computer comprises a daisy-chainable bus; and a plurality of substantially identical federated computational input/output circuit card assemblies that each comprise the daisy-chainable bus, and wherein each circuit card assembly is individually connected to a specific peripheral device and implements an input or output function that interfaces to that specific peripheral device, and wherein each circuit card assembly is connected the host computer by way of the daisy-chainable bus; and wherein the host computer and each of the input/output circuit card assemblies contain software that communicates over the daisy-chainable bus.
Claim 2
Dependent Claim 111 words
A federated computational input/output system for interfacing a host computer to multiple input and output peripheral devices, said system comprising: a host computer comprises a daisy-chainable bus; and a plurality of substantially identical federated computational input/output circuit card assemblies that each comprise the daisy-chainable bus, and wherein each circuit card assembly is individually connected to a specific peripheral device and implements an input or output function that interfaces to that specific peripheral device, and wherein each circuit card assembly is connected the host computer by way of the daisy-chainable bus; and wherein the host computer and each of the input/output circuit card assemblies contain software that communicates over the daisy-chainable bus.
Claim 3
Dependent Claim 24 words
The system of claim 1 wherein each input/output circuit card assembly is physically located adjacent to the peripheral device to which it is connected.
Claim 4
Dependent Claim 21 words
The system of claim 1 wherein each input/output function is substantially reduced in latency from initiation of sample to data usefulness.
Claim 5
Dependent Claim 13 words
The system of claim 1 wherein the daisy-chainable bus comprises an IEEE-1394 interface.
Claim 6
Dependent Claim 13 words
The system of claim 1 wherein the daisy-chainable bus comprises an RS-232 interface.
Claim 7
Dependent Claim 13 words
The system of claim 1 wherein the daisy-chainable bus comprises an RS-422 interface.
Claim 8
Dependent Claim 13 words
The system of claim 1 wherein the daisy-chainable bus comprises an RS-485 interface.
Claim 9
Dependent Claim 15 words
The system of claim 1 wherein the daisy-chainable bus comprises a universal serial bus interface.

References Cited (Backward Citations)

US4100601A Cited
US5168547A Cited
US5264958A Cited
US5594879A Cited
US5666557A Cited
US5555374A Cited
US5564055A Cited
US5550861A Cited
US5611055A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-08-02 2003-02-01 2003-08-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-08-02 2007-02-01 2007-08-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-08-02 2011-02-01 2011-08-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag