US5932894A
Expired / Lapsed
US
⏱️ 0.0 years remaining
SiC semiconductor device comprising a pn junction
Assignee: Wolfspeed Inc
•
Filing: 1997-06-26
•
Granted: 1999-08-03
•
Expires: 2017-06-26
Abstract
Abstract A semiconductor device of planar structure, comprises a pn junction, formed of a first type conducting layer and on top thereof a second type conducting layer, both layers of doped silicon carbide, the edge of the second of the layers being provided with an edge termination (JTE), enclosing stepwise or continuously decreasing effective sheet charge density towards the outer border of the termination, wherein the pn junction and its JTE are covered by a doped or undoped SiC third layer.
Inventors
- 👤 Mietek Bakowski
- 👤 Ulf Gustafsson
- 👤 Christopher I. Harris
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:34
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/80; H10D62/83; H10D62/832; H10D62/8325; H10D48/00; H10D48/30; H10D48/32; H10D48/36; H10D48/362; H10D62/10; H10D62/102; H10D62/103; H10D62/105; H10D62/106; H10D62/117; H10W; H10W74/00; H10W74/10; H10W74/131; H10W74/134
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
109 words
A planar semiconductor device comprising a pn junction formed of a first conducting type layer; a second conducting type layer arranged at a surface of the first conducting type layer, both layers being of doped silicon carbide (SiC) and wherein the second conducting type layer has a higher doping than the first conducting type layer, the second layer being provided with a junction termination extension (JTE) comprising stepwise decreasing effective sheet charge density in a direction from the second conducting type later towards the outer edge of the JTE; and a third SiC layer covering at least a part of both the second conducting type layer and the JTE.
Claim 2
Dependent Claim
109 words
A planar semiconductor device comprising a pn junction formed of a first conducting type layer; a second conducting type layer arranged at a surface of the first conducting type layer, both layers being of doped silicon carbide (SiC) and wherein the second conducting type layer has a higher doping than the first conducting type layer, the second layer being provided with a junction termination extension (JTE) comprising stepwise decreasing effective sheet charge density in a direction from the second conducting type later towards the outer edge of the JTE; and a third SiC layer covering at least a part of both the second conducting type layer and the JTE.
Claim 3
Dependent Claim
17 words
A semiconductor device according to claim 1, wherein the third layer is of the first conducting type.
Claim 4
Dependent Claim
17 words
A semiconductor device according to claim 1, wherein the third layer is of the second conducting type.
Claim 5
Dependent Claim
42 words
A semiconductor device according to claim 3, wherein the third layer extends, in a direction radially outwards from the center of the junction, beyond the JTE of the second layer, and wherein the third layer serves as a zone of the JTE.
Claim 6
Dependent Claim
53 words
A semiconductor device according to claim 1, wherein the third layer extends, in a direction radially outwards from the center of the junction, beyond the JTE in the second layer, and wherein there is implanted a zone in the third layer contacting the outer edge of the JTE to constitute a prolongation thereof.
Claim 7
Dependent Claim
19 words
A semiconductor device according to claim 1, wherein the surface of the device is covered with a passivating layer.
Claim 8
Dependent Claim
48 words
A semiconductor device according to claim 1, wherein the pn junction and the JTE are a part of a buried grid in any of a MISFET, an IGBT, a JFET and an FCT and wherein the third layer constitutes a part of the channel region of said component.
Claim 9
Dependent Claim
44 words
A semiconductor device according to claim 1, wherein the pn junction and the JTE are a part of a buried grid in any of a JFET and an FCT and wherein the third layer constitutes a part of the channel region of said component.
Claim 10
Dependent Claim
42 words
A semiconductor device according to claim 1, wherein the pn junction and the JTE are part of a buried grid in any of a MISFET and an IGBT and said third layer constitutes a part of the base region of said component.
Claim 11
Dependent Claim
110 words
A planar semiconductor device comprising a pn junction formed of a first conducting type layer; a second conducting type layer arranged at a surface of said first conducting type layer, both layers being of doped silicon carbide (SiC) and wherein the second conducting type layer has higher doping than the first conducting type layer, the second layer being provided with a junction termination extension (JTE) comprising stepwise decreasing effective sheet charge density in a direction from the second conducting type layer towards the outer edge of the JTE; and a third epitaxially grown SiC layer covering at least a part of both the second conducting type layer and the JTE.
Claim 12
Dependent Claim
110 words
A planar semiconductor device comprising a pn junction formed of a first conducting type layer; a second conducting type layer arranged at a surface of said first conducting type layer, both layers being of doped silicon carbide (SiC) and wherein the second conducting type layer has higher doping than the first conducting type layer, the second layer being provided with a junction termination extension (JTE) comprising stepwise decreasing effective sheet charge density in a direction from the second conducting type layer towards the outer edge of the JTE; and a third epitaxially grown SiC layer covering at least a part of both the second conducting type layer and the JTE.
Claim 13
Dependent Claim
17 words
A semiconductor device according to claim 10, wherein the third layer is of the first conducting type.
Claim 14
Dependent Claim
17 words
A semiconductor device according to claim 10, wherein the third layer is of the second conducting type.
Claim 15
Dependent Claim
42 words
A semiconductor device according to claim 12, wherein the third layer extends, in a direction radially outwards from the center of the junction, beyond the JTE of the second layer, and wherein the third layer serves as a zone of the JTE.
Claim 16
Dependent Claim
53 words
A semiconductor device according to claim 10, wherein the third layer extends, in a direction radially outwards from the center of the junction, beyond the JTE in the second layer, and wherein there is implanted a zone in the third layer contacting the outer edge of the JTE to constitute a prolongation thereof.
Claim 17
Dependent Claim
48 words
A semiconductor device according to claim 10, wherein the pn junction and the JTE are a part of a buried grid in any of a MISFET, an IGBT, a JFET and an FCT and wherein the third layer constitutes a part of the channel region of said component.
Claim 18
Dependent Claim
42 words
A semiconductor device according to claim 10, wherein the pn junction and the JTE are part of a buried grid in any of a MISFET and an IGBT and said third layer constitutes a part of the base region of said component.
References Cited (Backward Citations)
JPH05259443A
Cited
US5510632A
Cited
US5455432A
Cited
US5543637A
Cited
US5705406A
Cited
US5763905A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-08-02 | 2003-02-01 | 2003-08-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-08-02 | 2007-02-01 | 2007-08-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-08-02 | 2011-02-01 | 2011-08-03 | $7700.00 | Window Closed / Lapsed |