§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5928378A Expired / Lapsed US ⏱️ 0.0 years remaining

Add-compare-select processor in Viterbi decoder

Assignee: TE Connectivity Germany GmbH
•
Filing: 1997-08-22
•
Granted: 1999-07-27
•
Expires: 2017-08-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An add/compare/select (ACS) processor in a Viterbi decoder is disclosed. The ACS processor comprises a plurality of processing elements for receiving two path metrics and two branch metrics, comparing each added values, and outputting two decision bits and two state metrics according to the compared result; a grouping unit for grouping N number of processing elements for corresponding N number of states into K number of units using the same state metrics and the same branch metrics; a multiplexer for multiplexing L (L=2K) number of path metrics provided from the grouping unit into two path metrics according to a predetermined clock signal, and outputting them to a corresponding processing element; a first demultiplexer for receiving two decision bits outputted from the corresponding processing element, and demultiplexing them into L number of decision bits according to the clock signal; and a second demultiplexer for receiving two state metrics outputted from the corresponding processing element, and demultiplexing them into L number of state metrics according to the clock signal. Hence, the size of the hardware for ACS processor significantly decreases by having the above structure.

Inventors

  • 👤 Young-Bae Choi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 06:32
CPC Classifications
H; H03; H03M; H03M7/00; H03M13/00; H03M13/37; H03M13/39

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 179 words
An add/compare/select (ACS) processor in a Viterbi decoder for performing maximum likelihood decoding of convolutional codes, comprising: N number of processing elements for receiving two path metrics and two branch metrics, comparing each added values, and outputting two decision bits and two state metrics according to the compared result; a grouping unit for grouping said N number of processing elements for corresponding N number of states into processing elements of K number of units using same state metrics and same branch metrics; a multiplexer for multiplexing L (L=2K) number of path metrics provided from the grouped result into two path metrics according to a predetermined clock signal, and outputting them to a corresponding processing element of said N number of processing elements; a first demultiplexer for receiving two decision bits obtained from the corresponding processing element, and demultiplexing them into L number of decision bits according to the clock signal; and a second demultiplexer for receiving two state metrics obtained from the corresponding processing element, and demultiplexing them into L number of state metrics according to the clock signal.
Claim 2
Dependent Claim 179 words
An add/compare/select (ACS) processor in a Viterbi decoder for performing maximum likelihood decoding of convolutional codes, comprising: N number of processing elements for receiving two path metrics and two branch metrics, comparing each added values, and outputting two decision bits and two state metrics according to the compared result; a grouping unit for grouping said N number of processing elements for corresponding N number of states into processing elements of K number of units using same state metrics and same branch metrics; a multiplexer for multiplexing L (L=2K) number of path metrics provided from the grouped result into two path metrics according to a predetermined clock signal, and outputting them to a corresponding processing element of said N number of processing elements; a first demultiplexer for receiving two decision bits obtained from the corresponding processing element, and demultiplexing them into L number of decision bits according to the clock signal; and a second demultiplexer for receiving two state metrics obtained from the corresponding processing element, and demultiplexing them into L number of state metrics according to the clock signal.
Claim 3
Dependent Claim 35 words
The ACS processor of claim 1, further comprising a controller for generating the clock signal, and controlling the number of operation of said multiplexer, said first demultiplexer, and said second demultiplexer in one clock period.
Claim 4
Dependent Claim 27 words
The ACS processor of claim 1, wherein, in case of 64 states, each of said K number of unit comprises two processing elements for processing four states.
Claim 5
Dependent Claim 29 words
The ACS processor of claim 1, wherein said multiplexer performs a multiplexing according to "high" logical level and "low" logical level in one clock period of the clock signal.
Claim 6
Dependent Claim 32 words
The ACS processor of claim 1, wherein said first and second demultiplexers perform a demultiplexing according to "high" logical level and "low" logical level in one clock period of the clock signal.

References Cited (Backward Citations)

US5291499A Cited
US5530707A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-07-26 2003-01-25 2003-07-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-07-26 2007-01-25 2007-07-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-07-26 2011-01-25 2011-07-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag