US5926577A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal processing apparatus with noise reduction and edge enhancement
Assignee: Panasonic Holdings Corp
•
Filing: 1996-04-25
•
Granted: 1999-07-20
•
Expires: 2016-04-25
Abstract
Abstract A video signal processing circuit for processing a video signal including a noise is disclosed which comprises: an edge enhancement signal generation circuit for generating an edge enhancement signal from the video signal; a noise reduction circuit for reducing a level of the noise to generate a noise reduced video signal; and an adder for adding the edge enhancement signal to the noise reduction video signal to output a processed video signal. The apparatus may further comprise an input terminal for receiving the video signal, wherein the edge enhancement signal generation circuit and the noise reduction circuit coupled to the input terminal are in parallel. This apparatus may further comprise a first delay circuit for delaying the video signal by one horizontal line period to generate a 1-H delayed video signal and a second delay circuit responsive to the video signal for generating a 2-H delayed video signal, wherein the edge enhancement signal generation circuit generates the edge enhanced signal from the video signal, the 1-H delayed video signal, and the 2-H delayed video signal and the noise reduction circuit generates the noise reduced video signal from the video signal, the 1-H delayed video signal, and the 2-H-delayed video signal.
Inventors
- 👤 Misa Kasahara
- 👤 Makoto Sube
- 👤 Jun Ebisawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 19:52
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/142; H04N5/21
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
128 words
A video signal processing apparatus for processing a video signal including noise comprising: a first delay circuit for delaying the video signal by one horizontal line period to generate a one-horizontal-line-period-delayed video signal and a second delay circuit responsive to the video signal for generating a two-horizontal-line-period-delayed video signal, edge enhancement signal generation means for generating horizontal and vertical edge enhancement signals from the video signal, the one-horizontal-line period-delayed video signal, and the two-horizontal-line-period-delayed video signal; noise reduction means for reducing a level of the noise to generate a noise reduced video signal from said video signal, said one-horizontal-line-period-delayed video signal, and said two horizontal-line-period-delayed video signal; and adding means for adding the edge enhancement signals to the noise reduction video signal to output a processed video signal.
Claim 2
Dependent Claim
128 words
A video signal processing apparatus for processing a video signal including noise comprising: a first delay circuit for delaying the video signal by one horizontal line period to generate a one-horizontal-line-period-delayed video signal and a second delay circuit responsive to the video signal for generating a two-horizontal-line-period-delayed video signal, edge enhancement signal generation means for generating horizontal and vertical edge enhancement signals from the video signal, the one-horizontal-line period-delayed video signal, and the two-horizontal-line-period-delayed video signal; noise reduction means for reducing a level of the noise to generate a noise reduced video signal from said video signal, said one-horizontal-line-period-delayed video signal, and said two horizontal-line-period-delayed video signal; and adding means for adding the edge enhancement signals to the noise reduction video signal to output a processed video signal.
Claim 3
Dependent Claim
136 words
A video signal processing apparatus for processing a video signal including noise comprising: edge enhancement signal generation means for generating horizontal and vertical edge enhancement signals from the video signal; said edge enhancement signal generation circuit comprising a horizontal edge enhancement signal generation circuit responsive to said video signal for generating a horizontal edge enhancement signal, a vertical edge enhancement signal generation circuit responsive to said video signal for generating a vertical edge enhancement signal, and adding means for adding said vertical edge enhancement signal to said horizontal edge enhancement signal to generate said edge enhancement signal noise reduction means for reducing a level of the noise to generate a noise reduced video signal; and second adding means for adding the edge enhancement signals to the noise reduction video signal to output a processed video signal.
Claim 4
Dependent Claim
136 words
A video signal processing apparatus for processing a video signal including noise comprising: edge enhancement signal generation means for generating horizontal and vertical edge enhancement signals from the video signal; said edge enhancement signal generation circuit comprising a horizontal edge enhancement signal generation circuit responsive to said video signal for generating a horizontal edge enhancement signal, a vertical edge enhancement signal generation circuit responsive to said video signal for generating a vertical edge enhancement signal, and adding means for adding said vertical edge enhancement signal to said horizontal edge enhancement signal to generate said edge enhancement signal noise reduction means for reducing a level of the noise to generate a noise reduced video signal; and second adding means for adding the edge enhancement signals to the noise reduction video signal to output a processed video signal.
Claim 5
Dependent Claim
92 words
A video signal processing apparatus as claimed in claim 2, further comprising a first delay circuit for delaying said video signal by one horizontal line period to generate a one-horizontal-line-period-delayed video signal and a second delay circuit responsive to said video signal for generating a two-horizontal-line-period-delayed video signal, wherein said horizontal edge enhancement signal generation circuit generates said horizontal edge enhancement signal from said one-horizontal-line-period-delayed video signal and said vertical edge enhancement signal generation circuit generates said vertical edge enhancement signal from said video signal, one-horizontal-line-period-delayed video signal, and two-horizontal-line-period-delayed video signal.
Claim 6
Dependent Claim
178 words
A video signal pressing apparatus for processing a video signal including noise comprising: a first line memory for delaying a video signal by one horizontal line period to generate a one-horizontal-line-period-delayed video signal; a second line memory responsive to said video signal for generating a two-horizontal-line-period delayed video signal; a noise reduction circuit responsive to said video signal, said one-horizontal-line-period-delayed signal, and said two-horizontal-line-period-delayed signal for reducing a level of said noise to generate a noise reduced video signal through two-dimensional filtering; a horizontal edge enhancement signal generation circuit responsive to said one-horizontal-line-delayed signal for generating a horizontal edge enhancement signal; a vertical edge enhancement signal generation circuit responsive to said video signal, said one-horizontal-line-delayed signal, and said two-horizontal-line delayed signal for generating a vertical edge enhancement signal; a first adder for adding said vertical edge enhancement signal to said horizontal edge enhancement signal to generate an edge enhancement signal; and a second adder for adding said edge enhancement signal to said video signal to generate an edge enhanced video signal to output an edge enhanced video signal.
Claim 7
Dependent Claim
178 words
A video signal pressing apparatus for processing a video signal including noise comprising: a first line memory for delaying a video signal by one horizontal line period to generate a one-horizontal-line-period-delayed video signal; a second line memory responsive to said video signal for generating a two-horizontal-line-period delayed video signal; a noise reduction circuit responsive to said video signal, said one-horizontal-line-period-delayed signal, and said two-horizontal-line-period-delayed signal for reducing a level of said noise to generate a noise reduced video signal through two-dimensional filtering; a horizontal edge enhancement signal generation circuit responsive to said one-horizontal-line-delayed signal for generating a horizontal edge enhancement signal; a vertical edge enhancement signal generation circuit responsive to said video signal, said one-horizontal-line-delayed signal, and said two-horizontal-line delayed signal for generating a vertical edge enhancement signal; a first adder for adding said vertical edge enhancement signal to said horizontal edge enhancement signal to generate an edge enhancement signal; and a second adder for adding said edge enhancement signal to said video signal to generate an edge enhanced video signal to output an edge enhanced video signal.
References Cited (Backward Citations)
EP0331017A2
Cited
US5111511A
Cited
US5130820A
Cited
US5111285A
Cited
GB2234133A
Cited
US5719962A
Cited
JPH0686104A
Cited
US5666443A
Cited
US5757977A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-19 | 2003-01-18 | 2003-07-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-19 | 2007-01-18 | 2007-07-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-19 | 2011-01-18 | 2011-07-20 | $7700.00 | Window Closed / Lapsed |