US5915232A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for tracking power of an integrated circuit
Assignee: Advanced Micro Devices Inc
•
Filing: 1996-12-10
•
Granted: 1999-06-22
•
Expires: 2016-12-10
Abstract
Abstract An integrated circuit which includes a temperature modeling circuit for reducing operational activity of the integrated circuit when its operating temperature exceeds a predefined threshold. The temperature modeling circuit includes several multiplexers each of which corresponds to a particular sub-circuit within the integrated circuit. The multiplexers select one of at least two heat generation values inputted thereto in accordance with the operating mode of the corresponding sub-circuit. A multi-input adder adds the selected heat generation values along with values representing the rate at which heat is being dissipated by the integrated circuit, the rate at which heat is being generated by background operations of the integrated circuit, and a previous temperature of the integrated circuit. The added values relate to the current operating temperature of the integrated circuit which is compared to a predefined temperature using a comparator. When the current operating temperature of the integrated circuit exceeds the predefined value, the comparator dispatches a command instructing the integrated circuit to halt or slow its operational activity and thereby reduce its current temperature.
Inventors
- 👤 Brian S. McMinn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:28
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/16; G06F1/20; G06F1/206
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
220 words
An apparatus for reducing operational activity of an integrated circuit having a plurality of sub-circuits, when an operating temperature of the integrated circuit exceeds a predefined threshold, the apparatus comprising: a plurality of multiplexers each one of which is configured to receive a selection signal from a corresponding sub-circuit of the integrated circuit and at least two fixed heat generation signals, each of said at least two fixed heat generation signals being related to an amount of heat generated by the corresponding sub-circuit during a distinct operating mode thereof, wherein each multiplexer selects and outputs one of the at least two fixed heat generation signals in response to receiving the selection signal; an adder coupled to simultaneously receive several fixed heat generation signals outputted by the multiplexers, wherein the adder is configured to generate a first signal as a function of the several fixed heat generation signals outputted by the multiplexers, the first signal being related to a current operating temperature of the integrated circuit; and a signal comparator having a first input connected to an output of the adder, for comparing the first signal to a second signal relating to the predefined integrated circuit operating temperature, wherein when the first signal exceeds the second signal, the signal comparator generates a command for reducing operational activity of the integrated circuit.
Claim 2
Independent Claim
220 words
An apparatus for reducing operational activity of an integrated circuit having a plurality of sub-circuits, when an operating temperature of the integrated circuit exceeds a predefined threshold, the apparatus comprising: a plurality of multiplexers each one of which is configured to receive a selection signal from a corresponding sub-circuit of the integrated circuit and at least two fixed heat generation signals, each of said at least two fixed heat generation signals being related to an amount of heat generated by the corresponding sub-circuit during a distinct operating mode thereof, wherein each multiplexer selects and outputs one of the at least two fixed heat generation signals in response to receiving the selection signal; an adder coupled to simultaneously receive several fixed heat generation signals outputted by the multiplexers, wherein the adder is configured to generate a first signal as a function of the several fixed heat generation signals outputted by the multiplexers, the first signal being related to a current operating temperature of the integrated circuit; and a signal comparator having a first input connected to an output of the adder, for comparing the first signal to a second signal relating to the predefined integrated circuit operating temperature, wherein when the first signal exceeds the second signal, the signal comparator generates a command for reducing operational activity of the integrated circuit.
Claim 3
Dependent Claim
73 words
The apparatus of claim 1, further comprising a latch for storing a previous first signal representing the temperature of the IC during a time period previous to the generation of the first signal, the latch having an input connected to the output of the adder, and an output connected to an input of the adder, wherein the adder is configured to generate the first signal as a function of the previous first signal.
Claim 4
Dependent Claim
80 words
The apparatus of claim 1, further comprising a means for generating a heat dissipation signal relating to an amount of heat dissipated by the integrated circuit, the means having an input connected to the output of the latch wherein the heat dissipation signal is generated as a function of the previous first signal, the means further having an output connected to an input of the adder wherein the first signal is generated as a function of the heat dissipation signal.
Claim 5
Dependent Claim
52 words
The apparatus of claim 1, further comprising a memory device for storing a background heat generation signal related to integrated circuit heat generated outside of the sub-circuits, the memory device being in data communication with the adder wherein the first signal is generated as a function of the background heat generation signal.
Claim 6
Dependent Claim
107 words
The apparatus of claim 1, wherein the adder comprises a plurality of interconnected sub-adders, wherein (1) each sub-adder in a first set of sub-adders has at least one input connected to an output of a multiplexer, (2) a second adder has an input connected to the output of the memory device, (3) a third adder has an input connected to the output of the heat dissipation signal generation means, (4) a fourth sub-adder has an input connected to the output of the latch, and (5) a fifth adder has a pair of inputs at lease one of which is connected to an output of the fourth adder.
Claim 7
Dependent Claim
49 words
The apparatus of claim 5 wherein the first set of sub-adders includes a half adder having two inputs each of which is connected to the outputs of separate multiplexers, and wherein the second, third, and fourth sub-adders are carry sum adders, and the fifth sub-adder is a full adder.
Claim 8
Dependent Claim
15 words
The apparatus of claim 6 wherein the sub-adders are interconnected to operate substantially in parallel.
Claim 9
Dependent Claim
120 words
An integrated circuit, comprising: a plurality of sub-circuits formed on a substrate, each being configured to operate in separate modes in accordance with an instruction received thereby; a plurality of multiplexers formed on the substrate, each multiplexer configured to receive a selection signal from one of the sub-circuits and at least two fixed heat generation signals, each of the at least two heat generation signals being related to heat generated by the one of the sub-circuits during a distinct operating mode thereof; a means, formed on the substrate and configured to simultaneously receive several fixed heat generation signals outputted by the multiplexers, for altering operational activity of the integrated circuit in accordance with an operating temperature of the integrated circuit.
Claim 10
Dependent Claim
120 words
An integrated circuit, comprising: a plurality of sub-circuits formed on a substrate, each being configured to operate in separate modes in accordance with an instruction received thereby; a plurality of multiplexers formed on the substrate, each multiplexer configured to receive a selection signal from one of the sub-circuits and at least two fixed heat generation signals, each of the at least two heat generation signals being related to heat generated by the one of the sub-circuits during a distinct operating mode thereof; a means, formed on the substrate and configured to simultaneously receive several fixed heat generation signals outputted by the multiplexers, for altering operational activity of the integrated circuit in accordance with an operating temperature of the integrated circuit.
Claim 11
Dependent Claim
16 words
The integrated circuit of claim 8 wherein each multiplexer is in data communication with a sub-circuit.
Claim 12
Dependent Claim
41 words
The integrated circuit of claim 8 further comprising an integrated circuit clock generator for generating a clock signal, a frequency of which is capable of being varied in accordance with a command signal generated by the means for altering operational activity.
Claim 13
Dependent Claim
45 words
The integrated circuit of claim 8 further comprising an instruction dispatcher for dispatching instructions to be executed by the integrated circuit, a dispatch frequency of which is capable of being varied in accordance with a command signal generated by the means for altering operational activity.
Claim 14
Dependent Claim
29 words
The integrated circuit of claim 8 wherein the means for altering operational activity reduces operational activity of the integrated circuit when an operating temperature thereof exceeds a predefined threshold.
Claim 15
Dependent Claim
119 words
The integrated circuit of claim 8 wherein the means for altering operational activity of the integrated circuit further comprises: an adder in data communication with the outputs of the multiplexers, wherein the adder is configured to generate a first signal as a function of the selected heat generation signals, where the first signal is related to a current operating temperature of the integrated circuit; a signal comparator having a first input connected to an output of the adder, for comparing the first signal to a second signal relating to a predefined integrated circuit operating temperature, wherein when the first signal exceeds the second signal, the signal comparator generates a command signal for reducing operational activity of the integrated circuit.
Claim 16
Dependent Claim
73 words
The apparatus of claim 13 further comprising a latch for storing a previous first signal representing the temperature of the IC during a time period previous to the generation of the first signal, the latch having an input connected to the output of the adder, and an output connected to an input of the adder, wherein the adder is configured to generate the first signal as a function of the previous first signal.
Claim 17
Dependent Claim
87 words
The apparatus of claim 14 further comprising a means for generating a heat dissipation signal relating to a rate at which heat is dissipated by the integrated circuit, the means for generating the heat dissipation signal having an (1) input connected to the output of the latch wherein the heat dissipation signal is generated as a function of the previous first signal, and (2) an output connected to an input of the adder wherein the first signal is generated as a function of the heat dissipation signal.
Claim 18
Dependent Claim
51 words
The apparatus of claim 15 further comprising a memory device for storing a background heat generation signal related to a quiescent operation of the integrated circuit, the memory device being in data communication with the adder wherein the first signal is generated as a function of the background heat generation signal.
Claim 19
Dependent Claim
104 words
The apparatus of claim 16 wherein the adder comprises a plurality of interconnected sub-adders, wherein (1) each sub-adder in a first set of sub-adders has at least one input connected to an output of a multiplexer, (2) a second adder has an input connected to the output of the memory device, a (3)third adder has an input connected to the output of the heat dissipation signal generation means, a (4) fourth sub-adder has an input connected to the output of the latch, and a (5) fifth adder has a pair of inputs one of which is connected to an output of the fourth adder.
Claim 20
Dependent Claim
49 words
The apparatus of claim 17 wherein the first set of sub-adders includes a half adder having two inputs each of which is connected to the outputs of separate multiplexers, and wherein the second, third, and fourth sub-adders are carry sum adders, and the fifth sub-adder is a full adder.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-06-21 | 2002-12-21 | 2003-06-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-06-21 | 2006-12-21 | 2007-06-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-06-21 | 2010-12-21 | 2011-06-22 | $7700.00 | Window Closed / Lapsed |