US5901101A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Socionext Inc
•
Filing: 1997-08-28
•
Granted: 1999-05-04
•
Expires: 2017-08-28
Abstract
Abstract In a semiconductor memory device operable in synchronism with a clock signal externally supplied thereto, there are provided a first part which detects a state of a predetermined signal after a given command is input to the semiconductor memory; and a second part which sets, on the basis of the state of the predetermined signal, the semiconductor memory device to a self-refresh mode in which a refresh operation is carried out without an external signal.
Inventors
- 👤 Takaaki Suzuki
- 👤 Masao Nakano
- 👤 Hiroyoshi Tomita
- 👤 Yasuharu Sato
- 👤 Kotoku Sato
- 👤 Nobutaka Taniguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:54
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/401; G11C11/406
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
71 words
A semiconductor memory device operable in synchronism with a clock signal externally supplied thereto, said semiconductor memory device comprising: a first part which detects a state of a predetermined signal after a given command, not being indicative of a self-refresh command, is input to the semiconductor memory; and a second part which sets, on the basis of the state of the predetermined signal, the semiconductor memory device to a self-refresh mode.
Claim 2
Dependent Claim
71 words
A semiconductor memory device operable in synchronism with a clock signal externally supplied thereto, said semiconductor memory device comprising: a first part which detects a state of a predetermined signal after a given command, not being indicative of a self-refresh command, is input to the semiconductor memory; and a second part which sets, on the basis of the state of the predetermined signal, the semiconductor memory device to a self-refresh mode.
Claim 3
Dependent Claim
66 words
The semiconductor memory device as claimed in claim 1, wherein: said predetermined signal is a clock enable signal which indicates whether the clock signal should be received by the semiconductor memory device; and the second part sets the semiconductor memory device to the self-refresh mode when the clock enable signal has a predetermined state change after the given command is input to the semiconductor memory device.
Claim 4
Dependent Claim
63 words
The semiconductor memory device as claimed in claim 1, wherein: said predetermined signal is a signal which cancels entry of the self-refresh mode; and the second part sets the semiconductor memory device to the self-refresh mode when there is no signal which cancels entry of the self-refresh mode during a given period after the given command is input to the semiconductor memory device.
Claim 5
Dependent Claim
129 words
A semiconductor memory device operable in synchronism with a clock signal externally supplied thereto, said semiconductor memory device comprising: a first part which detects a state of a predetermined signal after a given command is input to the semiconductor memory: and a second part which sets, on the basis of the state of the predetermined signal, the semiconductor memory device to a self-refresh mode in which a refresh operation is carried out without an external signal. wherein said predetermined signal corresponds to said clock signal externally applied to the semiconductor device; and the second part sets the semiconductor memory device to the self-refresh mode when said clock signal is fixed to a predetermined level during a given period after the given command is input to the semiconductor memory device.
Claim 6
Dependent Claim
129 words
A semiconductor memory device operable in synchronism with a clock signal externally supplied thereto, said semiconductor memory device comprising: a first part which detects a state of a predetermined signal after a given command is input to the semiconductor memory: and a second part which sets, on the basis of the state of the predetermined signal, the semiconductor memory device to a self-refresh mode in which a refresh operation is carried out without an external signal. wherein said predetermined signal corresponds to said clock signal externally applied to the semiconductor device; and the second part sets the semiconductor memory device to the self-refresh mode when said clock signal is fixed to a predetermined level during a given period after the given command is input to the semiconductor memory device.
Claim 7
Dependent Claim
29 words
The semiconductor memory device as claimed in claim 4, wherein said given period starts from a time at which the given command is input to the semiconductor memory device.
Claim 8
Dependent Claim
29 words
The semiconductor memory device as claimed in claim 3, wherein said given period starts from a time at which said predetermined state change of the clock enable signal occurs.
Claim 9
Dependent Claim
39 words
The semiconductor memory device as claimed in claim 4, wherein said given period starts from a time at which said clock signal is fixed to the predetermined level after the given command is input to the semiconductor memory device.
Claim 10
Dependent Claim
36 words
The semiconductor memory device as claimed in claim 1, wherein said given command is a command which requests for entry of an auto-refresh mode in which the refresh operation is carried out with an external signal.
Claim 11
Dependent Claim
44 words
The semiconductor memory device as claimed in claim 1, further comprising a third part which disables, when the self-refresh mode is set, a circuit which receives signals externally supplied to the semiconductor memory device and other than the clock signal and clock enable signal.
Claim 12
Dependent Claim
35 words
The semiconductor memory device as claimed in claim 1, wherein the second part releases the semiconductor memory device from the self-refresh mode in response to a command which requests a release of the self-refresh mode.
Claim 13
Dependent Claim
107 words
A semiconductor memory device receiving a clock signal and control signals and having first and second operation modes, comprising: a first circuit that generates a first mode signal indicating the first operation mode on the basis of the control signals; and a second circuit that operates in response to the first mode signal and generates a second mode signal indicating the second operation mode in response to a state of at least one of the control signals or the clock signal, when the second mode signal is generated by the second circuit, the first operation mode not being performed and instead the second operation mode being performed.
Claim 14
Dependent Claim
107 words
A semiconductor memory device receiving a clock signal and control signals and having first and second operation modes, comprising: a first circuit that generates a first mode signal indicating the first operation mode on the basis of the control signals; and a second circuit that operates in response to the first mode signal and generates a second mode signal indicating the second operation mode in response to a state of at least one of the control signals or the clock signal, when the second mode signal is generated by the second circuit, the first operation mode not being performed and instead the second operation mode being performed.
References Cited (Backward Citations)
US5499213A
Cited
US5418754A
Cited
US5469386A
Cited
US5563837A
Cited
US5583818A
Cited
US5644544A
Cited
US5629897A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-05-03 | 2002-11-02 | 2003-05-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-05-03 | 2006-11-02 | 2007-05-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-05-03 | 2010-11-02 | 2011-05-04 | $7700.00 | Window Closed / Lapsed |