US5892694A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sample rate conversion between asynchronous digital systems
Assignee: ST Ericsson SA
•
Filing: 1997-05-01
•
Granted: 1999-04-06
•
Expires: 2017-05-01
Abstract
Abstract A method and implementing system includes transmitting a sampled and digitized source analog signal which is sampled for transmission at a rate of FT, to a receiving device and converting the received signal by a first sample rate converter circuit which is effective to multiply the sample rate FT by a first factor "N". The converted signal is then processed by a receiver sampler circuit and applied to a second sample rate converter circuit operating at a rate of a receiver frequency FR. The second sample rate converter circuit is effective to divide the processed signal by a second factor "M". The signal is then processed by a digital to analog converter and filtered to filter out the spurious components and provide a reproduction of the source analog signal.
Inventors
- 👤 Stefan Ott
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:50
CPC Classifications
G; G06; G06T; G06T3/00; G06T3/40; G06T3/4084
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
155 words
A signal processing apparatus for achieving synchronization between asynchronous systems by processing a signal representative of a series of source samples taken from a source signal at a first sample rate, said signal processing apparatus comprising: a sample inserting circuit for inserting additional samples into the series of source samples, such that the first sample rate is effectively multiplied by a first factor "N" to provide a sample rate converted signal having a second sample rate of "N" multiplied by the first sample rate; a dividing circuit for dividing the second sample rate by factor "M" to provide a processed series of samples at a sample rate equal to the second sample rate divided by "M"; and a filtering circuit coupled to the dividing circuit to receive the sample rate converted signal, the filtering circuit being operable for filtering the sample rate converted signal to remove higher frequency components of the sample rate converted signal.
Claim 2
Dependent Claim
155 words
A signal processing apparatus for achieving synchronization between asynchronous systems by processing a signal representative of a series of source samples taken from a source signal at a first sample rate, said signal processing apparatus comprising: a sample inserting circuit for inserting additional samples into the series of source samples, such that the first sample rate is effectively multiplied by a first factor "N" to provide a sample rate converted signal having a second sample rate of "N" multiplied by the first sample rate; a dividing circuit for dividing the second sample rate by factor "M" to provide a processed series of samples at a sample rate equal to the second sample rate divided by "M"; and a filtering circuit coupled to the dividing circuit to receive the sample rate converted signal, the filtering circuit being operable for filtering the sample rate converted signal to remove higher frequency components of the sample rate converted signal.
Claim 3
Dependent Claim
38 words
The apparatus as set forth in claim 1 wherein the sample inserting circuit further includes: a sample inserting device for providing additional samples as (N-1) zero-based samples between each pair of samples in the series of source samples.
Claim 4
Dependent Claim
37 words
The apparatus as set forth in claim 2 wherein the sample inserting circuit further includes: a sample inserting device for providing additional samples as (N-1) zero-based samples between each pair of samples into series of source samples.
Claim 5
Dependent Claim
26 words
The apparatus as set forth in claim 1 and further including: a reconstructing circuit for reconstructing an analog source signal from the processed series of samples.
Claim 6
Dependent Claim
44 words
The apparatus as set forth in claim 1 and further including: a dividing circuit for dividing the second sample rate by a factor "M" to provide a processed series of samples at a sample rate equal to the second sample rate divided by "M".
Claim 7
Dependent Claim
18 words
The apparatus as set forth in claim 5 wherein "M" is a whole number integer greater than one.
Claim 8
Dependent Claim
25 words
The apparatus as set forth in claim 1 and further including: a reconstructing circuit for reconstructing the source signal from the sample rate converted signal.
Claim 9
Dependent Claim
18 words
The apparatus as set forth in claim 1 wherein "N" is a whole number integer greater than one.
Claim 10
Dependent Claim
180 words
A signal processing system for achieving synchronization between asynchronous systems by processing a source signal, said signal processing system comprising: a source sampling circuit for providing a series of source samples representative of the source signal sampled at a first sample rate; a transmitting device coupled to said source sampling circuit, said transmitting device being effective for transmitting said series of source samples to a receiver; a receiver device for receiving said series of source samples; a sample inserting circuit for inserting additional samples into the series of source samples, such that the first sample rate is effectively multiplied by a first factor "N" to provide a sample rate of "N" multiplied by the first sample rate; and a dividing circuit for dividing the second sample rate by factor "M" to provide a processed series of samples at a sample rate equal to the second sample rate divided by "M"; and a filtering circuit coupled to receive the sample rate converted signal for filtering the sample rate converted signal to remove higher frequency components of the sample rate converted signal.
Claim 11
Dependent Claim
180 words
A signal processing system for achieving synchronization between asynchronous systems by processing a source signal, said signal processing system comprising: a source sampling circuit for providing a series of source samples representative of the source signal sampled at a first sample rate; a transmitting device coupled to said source sampling circuit, said transmitting device being effective for transmitting said series of source samples to a receiver; a receiver device for receiving said series of source samples; a sample inserting circuit for inserting additional samples into the series of source samples, such that the first sample rate is effectively multiplied by a first factor "N" to provide a sample rate of "N" multiplied by the first sample rate; and a dividing circuit for dividing the second sample rate by factor "M" to provide a processed series of samples at a sample rate equal to the second sample rate divided by "M"; and a filtering circuit coupled to receive the sample rate converted signal for filtering the sample rate converted signal to remove higher frequency components of the sample rate converted signal.
Claim 12
Dependent Claim
38 words
The apparatus as set forth in claim 9 wherein the sample inserting circuit further includes: a sample inserting device for providing additional samples as (N-1) zero-based samples between each pair of samples in the series of source samples.
Claim 13
Dependent Claim
56 words
The apparatus as set forth in claim 10 wherein the inserting circuit further includes: an interpolating circuit for interpolating between the series of source samples to assign a value to the zero-based samples such that the additional samples are effective to provide a smoothed transition between each pair of samples in the series of source samples.
Claim 14
Dependent Claim
25 words
The apparatus as set forth in claim 9 and further including: a reconstructing circuit for reconstructing the source signal from the processed series of samples.
Claim 15
Dependent Claim
44 words
The apparatus as set forth in claim 9 and further including: a dividing circuit for dividing the second sample rate by a factor "M" to provide a processed series of samples at a sample rate equal to the second sample rate divided by "M".
Claim 16
Dependent Claim
18 words
The apparatus as set forth in claim 13 wherein "M" is a whole number integer greater than one.
Claim 17
Dependent Claim
25 words
The apparatus as set forth in claim 9 and further including: a reconstructing circuit for reconstructing the source signal from the sample rate converted signal.
Claim 18
Dependent Claim
18 words
The apparatus as set forth in claim 9 wherein "N" is a whole number integer greater than one.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-04-05 | 2002-10-05 | 2003-04-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-04-05 | 2006-10-05 | 2007-04-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-04-05 | 2010-10-05 | 2011-04-06 | $7700.00 | Window Closed / Lapsed |