US5883904A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for recoverability via redundant cache arrays
Assignee: International Business Machines Corp
•
Filing: 1997-04-14
•
Granted: 1999-03-16
•
Expires: 2017-04-14
Abstract
Abstract A method of correcting an erroneous bit field in a cache used by a processor is disclosed. A first array stores a plurality of bit fields, respectively connected to error checking circuits, and a substitute bit field is supplied for a bit field in the first array that is found to be erroneous by the error checking circuits, the substitute bit field being read from a second array which redundantly stores the bit fields. The error checking circuits can be connected to a parity error control unit which reads the substitute bit field from the second array. The parity error control unit forces the cache into a busy mode when any of the error checking circuits indicates that a bit field is erroneous, and maintains the busy mode until the substitute bit field is supplied. The error checking circuits can check the parity of a plurality of subsets of the bit fields in the first array and indicate which of the subsets are erroneous, and the parity error controller then reads only subsets of the bit fields in the second array corresponding to those subsets in the first array that are erroneous.
Inventors
- 👤 Ravi Kumar Arimilli
- 👤 John Steven Dodson
- 👤 Jerry Don Lewis
- 👤 Timothy M. Skergan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 12:25
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1064
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
116 words
A method of correcting an erroneous bit field in a cache used by a processor, comprising the steps of: providing a first array in said cache for storing a plurality of bit fields; respectively connecting each of said bit fields in the first array to a plurality of error checking circuits; providing a second array in said cache for redundantly storing the plurality of bit fields; writing, in the second array, the bit fields that are stored in the first array; and supplying a substitute bit field for a bit field in the first array that is found to be erroneous by the error checking circuits, the substitute bit field being read from the second array.
Claim 2
Independent Claim
116 words
A method of correcting an erroneous bit field in a cache used by a processor, comprising the steps of: providing a first array in said cache for storing a plurality of bit fields; respectively connecting each of said bit fields in the first array to a plurality of error checking circuits; providing a second array in said cache for redundantly storing the plurality of bit fields; writing, in the second array, the bit fields that are stored in the first array; and supplying a substitute bit field for a bit field in the first array that is found to be erroneous by the error checking circuits, the substitute bit field being read from the second array.
Claim 3
Dependent Claim
35 words
The method of claim 1 wherein the plurality of error checking circuits are connected to a parity error control unit, and the parity error control unit reads the substitute bit field from the second array.
Claim 4
Dependent Claim
44 words
The method of claim 2 wherein the parity error control unit forces the cache into a busy mode when any of the error checking circuits indicates that a bit field is erroneous, and maintains the busy mode until the substitute bit field is supplied.
Claim 5
Dependent Claim
68 words
The method of claim 2 wherein the error checking circuits check the parity of a plurality of subsets of the bit fields in the first array and indicate which of the subsets are erroneous, and the parity error controller reads only subsets of the bit fields in the second array corresponding to those subsets in the first array that are erroneous, in order to supply substitute bit fields.
Claim 6
Dependent Claim
45 words
The method of claim 1 wherein the first and second arrays are cache directories, and further comprising the step of storing address tags in the bit fields of the cache directories, the address tags being associated with values in memory blocks of a memory device.
Claim 7
Dependent Claim
42 words
The method of claim 1 wherein the first and second arrays are cache entry arrays, and further comprising the step of storing values in the bit fields of the cache entry arrays, the values corresponding to memory blocks of a memory device.
Claim 8
Dependent Claim
29 words
The method of claim 1 further comprising the step of respectively connecting each of said bit fields in the second array to a second plurality of error checking circuits.
Claim 9
Dependent Claim
58 words
The method of claim 5 wherein the plurality of error checking circuits of the first array are connected to a parity error control unit, the second plurality of error checking circuits of the second array are connected to the parity error control unit, and the parity error control unit reads the substitute bit field from the second array.
Claim 10
Dependent Claim
113 words
A computer system comprising: a processor; a memory device; a cache connected to said processor and said memory device, having a first array for storing a plurality of bit fields and a second array for redundantly storing of said plurality of bit fields; a plurality of error checking circuits respectively connected to said bit fields of said first array; mean for writing, in the second array, said bit fields that are stord in said first array; and means for supplying a substitute bit field for a bit field in said first array that is found to be erroneous by said error checking circuits, said substitute bit field being read from said second array.
Claim 11
Dependent Claim
113 words
A computer system comprising: a processor; a memory device; a cache connected to said processor and said memory device, having a first array for storing a plurality of bit fields and a second array for redundantly storing of said plurality of bit fields; a plurality of error checking circuits respectively connected to said bit fields of said first array; mean for writing, in the second array, said bit fields that are stord in said first array; and means for supplying a substitute bit field for a bit field in said first array that is found to be erroneous by said error checking circuits, said substitute bit field being read from said second array.
Claim 12
Dependent Claim
44 words
The computer system of claim 9 wherein: said means for supplying a substitute bit field includes a parity error control unit connected to said plurality of error checking circuits; and said parity error control unit reads said substitute bit field from said second array.
Claim 13
Dependent Claim
45 words
The computer system of claim 10 wherein the parity error control unit forces said cache into a busy mode when any of said error checking circuits indicates that a bit field is erroneous, and maintains said busy mode until said substitute bit field is supplied.
Claim 14
Dependent Claim
69 words
The computer system of claim 10 wherein said error checking circuits check the parity of a plurality of subsets of said bit fields in said first array and indicate which of said subsets are erroneous, and said parity error controller reads only subsets of said bit fields in said second array corresponding to those subsets in said first array that are erroneous, in order to supply substitute bit fields.
Claim 15
Dependent Claim
36 words
The computer system of claim 9 wherein: said first and second arrays are cache directories; and said bit fields of said cache directories store address tags associated with values in memory blocks of said memory device.
Claim 16
Dependent Claim
35 words
The computer system of claim 9 wherein: said first and second arrays are cache entry arrays; and said bit fields of said cache entry arrays store values corresponding to memory blocks of said memory device.
Claim 17
Dependent Claim
25 words
The computer system of claim 9 further comprising a second plurality of error checking circuits respectively connected to said bit fields in said second array.
Claim 18
Dependent Claim
59 words
The computer system of claim 15 wherein: said plurality of error checking circuits of said first array are connected to a parity error control unit; said second plurality of error checking circuits of said second array are connected to said parity error control unit; and said parity error control unit reads said substitute bit field from said second array.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |