US5875310A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Secondary I/O bus with expanded slot capacity and hot plugging capability
Assignee: International Business Machines Corp
•
Filing: 1996-05-24
•
Granted: 1999-02-23
•
Expires: 2016-05-24
Abstract
Abstract A computer system is provided which supports an increase in the number of pluggable cards on the secondary I/O bus by using driver/receiver modules and direction control logic in place of more complex and more expensive bus to bus bridges. The number of pluggable cards on the I/O bus in a computer system is limited by the electrical loading of each card and the frequency of operations on the bus. Reducing the bus frequency provides more signal propagation time. The added signal propagation time supports the extension of the bus by driver/receiver modules and logic which controls the direction the driver/receiver modules drive the bus signals. Further, the driver/receiver modules support changing the hardware configuration of the system by adding or removing an I/O card without the need to cease data processing activity for the entire computer.
Inventors
- 👤 Patrick Allen Buckland
- 👤 Richard Allen Kelley
- 👤 Danny Marvin Neal
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 04:10
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4081; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
154 words
A computer system including a system bus connecting a CPU and memory, comprising: a secondary bus of architecture to connect a predetermined number of devices; a bridge for interconnecting said system bus with said secondary bus; tri-state operable driver and receiver circuits connecting a plurality of individual buses compatible with said secondary bus architecture while supporting a number of said devices greater than said predetermined number and responsive to a directional control means; means for establishing a clock rate on the secondary bus at a level less than that defined by the secondary bus architecture; arbitration means for issuing a grant signal to indicate ownership of said secondary bus by one of said devices connected to one of said individual buses; and said direction control means for steering information from said secondary bus to a particular one of said devices connected to one of said plurality of individual buses, based upon said grant signal.
Claim 2
Dependent Claim
154 words
A computer system including a system bus connecting a CPU and memory, comprising: a secondary bus of architecture to connect a predetermined number of devices; a bridge for interconnecting said system bus with said secondary bus; tri-state operable driver and receiver circuits connecting a plurality of individual buses compatible with said secondary bus architecture while supporting a number of said devices greater than said predetermined number and responsive to a directional control means; means for establishing a clock rate on the secondary bus at a level less than that defined by the secondary bus architecture; arbitration means for issuing a grant signal to indicate ownership of said secondary bus by one of said devices connected to one of said individual buses; and said direction control means for steering information from said secondary bus to a particular one of said devices connected to one of said plurality of individual buses, based upon said grant signal.
Claim 3
Dependent Claim
35 words
A system according to claim 1 wherein said direction control means issues a device select signal corresponding to said particular one of said devices when a corresponding grant signal is received from said arbitration means.
Claim 4
Dependent Claim
33 words
A system according to claim 2 further comprising means for changing a hardware configuration of said system by deactivating said particular one of said devices while said CPU concurrently performs data processing operations.
Claim 5
Dependent Claim
28 words
A system according to claim 3 wherein said particular one of said devices is interconnected to said one of said plurality of individual buses through an I/O slot.
Claim 6
Dependent Claim
22 words
A system according to claim 4 further comprising means for determining whether said I/O slot contains said particular one of said devices.
Claim 7
Dependent Claim
40 words
A system according to claim 5 wherein said means for changing comprises: means for activating a reset control signal; means for detecting said reset control signal; and means for resetting said particular one of said devices in said I/O slot.
Claim 8
Dependent Claim
48 words
A system according to claim 6 wherein said means for changing further comprises: means for causing, in response to said means for resetting, said means for generating to decouple said I/O slot from said one of said individual buses, and for reducing electrical power to said I/O slot.
Claim 9
Dependent Claim
62 words
A system according to claim 7 wherein said means for changing further comprises: means for indicating when said I/O slot is deactivated and said particular one of said devices can be removed; means for detecting when another device is installed in said I/O slot; and means for increasing, in response to detection of said new feature card, electrical power to said connector.
Claim 10
Dependent Claim
33 words
A system according to claim 8 wherein said means for changing further comprises means for coupling said I/O slot to said one of said individual buses, and for deactivating said reset control signal.
Claim 11
Dependent Claim
27 words
A system according to claim 9 wherein said means for changing further comprises means for initiating data processing activities for said another device in said I/O slot.
Claim 12
Independent Claim
155 words
A method for connecting devices in a computer system having a CPU and memory connected by a system bus, said method comprising the steps of: connecting a predetermined number of devices by a secondary bus of specified architecture; interconnecting said system bus and said secondary bus with a bridge; connecting through tri-state operable driver and receiver circuits a plurality of individual buses compatible with said secondary bus architecture while supporting a number of said devices greater than said predetermined number, the driver and receiver circuits being responsive to a directional controller; establishing a clock rate on the secondary bus at a level less than that defined by the secondary bus architecture; issuing an arbitrated grant signal by an arbitrator to indicate ownership of said secondary bus by one of said devices connected to one of said individual buses; and steering information by said directional controller between said secondary bus and said plurality of individual buses.
Claim 13
Independent Claim
155 words
A method for connecting devices in a computer system having a CPU and memory connected by a system bus, said method comprising the steps of: connecting a predetermined number of devices by a secondary bus of specified architecture; interconnecting said system bus and said secondary bus with a bridge; connecting through tri-state operable driver and receiver circuits a plurality of individual buses compatible with said secondary bus architecture while supporting a number of said devices greater than said predetermined number, the driver and receiver circuits being responsive to a directional controller; establishing a clock rate on the secondary bus at a level less than that defined by the secondary bus architecture; issuing an arbitrated grant signal by an arbitrator to indicate ownership of said secondary bus by one of said devices connected to one of said individual buses; and steering information by said directional controller between said secondary bus and said plurality of individual buses.
Claim 14
Dependent Claim
45 words
A method according to claim 11 wherein said step of steering further comprises the step of steering said information from said secondary bus to a particular one of said devices connected to one of said plurality of individual buses, based upon said arbitrated grant signal.
Claim 15
Dependent Claim
36 words
A method according to claim 12 wherein said step of issuing further comprises the step of issuing a device select signal corresponding to said particular one of said devices responsive to a corresponding arbitrated grant signal.
Claim 16
Dependent Claim
34 words
A method according to claim 13 further comprising the step of changing a hardware configuration of said system by deactivating said particular one of said devices while said CPU concurrently performs data processing operations.
References Cited (Backward Citations)
US5509124A
Cited
US5586281A
Cited
US5664124A
Cited
US5594873A
Cited
US5568619A
Cited
US5581709A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-02-22 | 2002-08-24 | 2003-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-02-22 | 2006-08-24 | 2007-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-02-22 | 2010-08-24 | 2011-02-23 | $7700.00 | Window Closed / Lapsed |