US5856685A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Heterojunction field effect transistor
Assignee: NEC Corp
•
Filing: 1996-02-21
•
Granted: 1999-01-05
•
Expires: 2016-02-21
Abstract
Abstract A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer has at least two cycles of superlattices, each of said superlattices being formed of at least one semiconductor selected from the group consisting of Al x In 1-x P (0.1≦x≦1), Ga x In 1-x P (0≦x≦1), Al x Ga 1-x As (0≦x≦1), and Al x In 1-x As (0.5≦x≦1), and at least one semiconductor selected from the group consisting of InP and In 0 .52 Al 0 .48 As.
Inventors
- 👤 Tatsuo Nakayama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:55
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
99 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises at least two cycles of superlattices, each of said superlattices being formed of at least one semiconductor selected from the group consisting of Al x In 1-x P (0.1≦x≦1), Ga x In 1-x P (0≦x≦1), Al x Ga 1-x As (0≦x≦1) and Al x In 1-x As (0.5≦x≦1), and at least one semiconductor selected from the group consisting of InP and In 0 .52 Al 0 .48 As.
Claim 2
Dependent Claim
99 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises at least two cycles of superlattices, each of said superlattices being formed of at least one semiconductor selected from the group consisting of Al x In 1-x P (0.1≦x≦1), Ga x In 1-x P (0≦x≦1), Al x Ga 1-x As (0≦x≦1) and Al x In 1-x As (0.5≦x≦1), and at least one semiconductor selected from the group consisting of InP and In 0 .52 Al 0 .48 As.
Claim 3
Dependent Claim
84 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises an In 0 .52 Al 0 .48 As layer and at least one layer selected from the group consisting of an Al x In 1-x P (0.1≦x≦1) layer, a Ga x In 1-x P (0≦x≦1) layer, an Al x Ga 1-x As (0≦x≦1) layer and an Al x In 1-x As (0.5≦x≦1) layer.
Claim 4
Dependent Claim
84 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises an In 0 .52 Al 0 .48 As layer and at least one layer selected from the group consisting of an Al x In 1-x P (0.1≦x≦1) layer, a Ga x In 1-x P (0≦x≦1) layer, an Al x Ga 1-x As (0≦x≦1) layer and an Al x In 1-x As (0.5≦x≦1) layer.
Claim 5
Dependent Claim
26 words
A transistor according to claim 1, wherein an AlP composition ratio of said AlInP layer preferably falls within a range of 0.2 to 0.5 molar fraction.
Claim 6
Dependent Claim
26 words
A transistor according to claim 2, wherein an AlP composition ratio of said AlInP layer preferably falls within a range of 0.2 to 0.5 molar fraction.
Claim 7
Dependent Claim
26 words
A transistor according to claim 1, wherein a GaP composition ratio of said GaInP layer preferably falls within a range of 0.2 to 0.5 molar fraction.
Claim 8
Dependent Claim
25 words
A transistor according to claim 2, wherein a GaP composition ratio of said GaInP preferably falls within a range of 0.2 to 0.5 molar fraction.
Claim 9
Dependent Claim
20 words
A transistor according to claim 1, wherein an AlAs composition ratio of said AlGaAs layer is preferably 0.3 molar fraction.
Claim 10
Dependent Claim
77 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises an InP layer and at least one layer selected from the group consisting of an Al x Ga 1-x As (0≦x≦1) layer, and an Al x In 1-x As (0.5≦x≦1) layer; and wherein an AlAs composition ratio of said AlGaAs layer is preferably 0.3 molecular fraction.
Claim 11
Dependent Claim
77 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises an InP layer and at least one layer selected from the group consisting of an Al x Ga 1-x As (0≦x≦1) layer, and an Al x In 1-x As (0.5≦x≦1) layer; and wherein an AlAs composition ratio of said AlGaAs layer is preferably 0.3 molecular fraction.
Claim 12
Dependent Claim
20 words
A transistor according to claim 2, wherein an AlAs composition ratio of said AlGaAs layer is preferably 0.3 molar fraction.
Claim 13
Dependent Claim
26 words
A transistor according to claim 1, wherein an AlAs composition ratio of said AlInAs layer preferably falls within a range of 0.55 to 0.8 molar fraction.
Claim 14
Dependent Claim
26 words
A transistor according to claim 2, wherein an AlAs composition ratio of said AlInAs layer preferably falls within a range of 0.55 to 0.8 molar fraction.
Claim 15
Dependent Claim
24 words
A transistor according to claim 1, wherein said buffer layer has a total thickness falling within a range of 50 nm to 400 nm.
Claim 16
Dependent Claim
24 words
A transistor according to claim 2, wherein said buffer layer has a total thickness falling within a range of 50 nm to 400 nm.
Claim 17
Dependent Claim
29 words
A transistor according to claim 1, wherein a material consisting of said active layer is at least one selected from the group consisting of GaInAs, InP, GaInAsP, InSb, InGaSb.
Claim 18
Dependent Claim
102 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises an InP layer and at least one layer selected from the group consisting of an Al x In 1-x P (0.1≦x≦1) layer, a Ga x In 1-x P (0≦x≦1) layer, an Al x Ga 1-x As (0≦x≦1) layer, and an Al x In 1-x As (0.5≦x≦1) layer; and wherein a material consisting of said active layer is at least one selected from the group consisting of GaInAs, InP, GaInAsP, InSb, InGaSb.
Claim 19
Dependent Claim
102 words
A heterojunction field effect transistor having an InP substrate, comprising a buffer layer formed between an active layer where a carrier travels and said InP substrate, wherein said buffer layer comprises an InP layer and at least one layer selected from the group consisting of an Al x In 1-x P (0.1≦x≦1) layer, a Ga x In 1-x P (0≦x≦1) layer, an Al x Ga 1-x As (0≦x≦1) layer, and an Al x In 1-x As (0.5≦x≦1) layer; and wherein a material consisting of said active layer is at least one selected from the group consisting of GaInAs, InP, GaInAsP, InSb, InGaSb.
Claim 20
Dependent Claim
29 words
A transistor according to claim 2, wherein a material consisting of said active layer is at least one selected from the group consisting of GaInAs, InP, GaInAsP, InSb, InGaSb.
Claim 21
Dependent Claim
32 words
A transistor according to claim 14, wherein said material selected comprises GalnAs, and wherein a GaAs composition ratio of said active layer falls within a range of 0 to 1 molar fraction.
Claim 22
Dependent Claim
32 words
A transistor according to claim 15, wherein said material selected comprises GaInAs, and wherein a GaAs composition ratio of said active layer falls within a range of 0 to 1 molar fraction.
Claim 23
Dependent Claim
32 words
A transistor according to claim 16, wherein said material selected comprises GaInAs, and wherein a GaAs composition ratio of said active layer falls within a range of 0 to 1 molar fraction.
Claim 24
Dependent Claim
67 words
A heterojunction field effect transistor obtained by sequentially forming a superlattice consisting of at least two cycles of In 0 .52 Al 0 .48 As layers and InP layers, a GaInAs active layer, an AlInAs spacer layer, an AlInAs carrier supply layer and an AlInAs Schottky layer on an InP substrate, and arranging a source electrode, a drain electrode and a gate electrode on a resultant structure.
Claim 25
Dependent Claim
67 words
A heterojunction field effect transistor obtained by sequentially forming a superlattice consisting of at least two cycles of In 0 .52 Al 0 .48 As layers and InP layers, a GaInAs active layer, an AlInAs spacer layer, an AlInAs carrier supply layer and an AlInAs Schottky layer on an InP substrate, and arranging a source electrode, a drain electrode and a gate electrode on a resultant structure.
Claim 26
Dependent Claim
24 words
A transistor according to claim 20, wherein said buffer layer has a total thickness falling within a range of 50 nm to 400 nm.
Claim 27
Dependent Claim
26 words
A transistor according to claim 20, wherein a GaAs composition ratio of said active layer preferably falls within a range of 0 to 1 molar fraction.
Claim 28
Dependent Claim
32 words
A transistor according to claim 20, wherein each AlAs composition ratio of said spacer layer, carrier supply layer and Schottky layer preferably falls within a range of 0.48 to 1.0 molar fraction.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-04 | 2002-07-06 | 2003-01-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-04 | 2006-07-06 | 2007-01-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-04 | 2010-07-06 | 2011-01-05 | $7700.00 | Window Closed / Lapsed |