← Back to Patent Explorer
US5852609A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for interfacing a media independent interface with DVB-compliant modulators

Assignee: Intel Corp
•
Filing: 1996-12-11
•
Granted: 1998-12-22
•
Expires: 2016-12-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for interfacing a media independent interface with a DVB compliant modulator includes the step of receiving nibbles of data from a media independent interface in accordance with a transmit clock signal and a holdoff signal during assertion of a transmit enable signal, wherein the nibbles of data are a portion of a variable sized packet. The nibbles of data are stored into a first buffer. The transmit clock signal is disabled. The nibbles of data are shifted out of the first buffer in accordance with a serial clock signal to provide a first bitstream. The first bitstream is framed into a predetermined packet size. The holdoff signal is asserted to halt the first bitstream. A synchronization indicator is serially inserted into the first bitstream in accordance with the serial clock signal to form a second bitstream. The second bitstream is parallelized to form parallelized data. The parallelized data and a synchronization signal corresponding to the synchronization indicator are synchronously provided in accordance with a parallel clock signal.

Inventors

  • 👤 Lewis E. Adams, III
  • 👤 Christopher L. Spearman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 09:26
CPC Classifications
H; H04; H04L; H04L47/00; H04L47/10; H04L47/22; H04L47/43; H04L47/431; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0435; H04Q2213/00; H04Q2213/13174; H04Q2213/13199; H04Q2213/13204; H04Q2213/13209; H04Q2213/13213; H04Q2213/13332; H04Q2213/13337; H04Q2213/1336

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 173 words
A method for interfacing a media independent interface with a Digital Video Broadcast (DVB) compliant modulator, comprising the steps of: a) receiving nibbles of data from the media independent interface in accordance with a transmit clock signal and a holdoff signal during assertion of a transmit enable signal, wherein the nibbles of data are a portion of a variable sized packet; b) storing the nibbles of data into a first buffer; c) disabling the transmit clock signal; d) shifting the nibbles of data out of the first buffer in accordance with a serial clock signal to provide a first bitstream; e) framing the first bitstream into a predetermined packet size; f) asserting the holdoff signal to halt the first bitstream; g) serially inserting a synchronization indicator into the first bitstream in accordance with the serial clock signal to form a second bitstream; h) parallelizing the second bitstream to provide parallelized data; i) synchronously providing the parallelized data and a synchronization signal corresponding to the synchronization indicator in accordance with a parallel clock signal.
Claim 2
Independent Claim 173 words
A method for interfacing a media independent interface with a Digital Video Broadcast (DVB) compliant modulator, comprising the steps of: a) receiving nibbles of data from the media independent interface in accordance with a transmit clock signal and a holdoff signal during assertion of a transmit enable signal, wherein the nibbles of data are a portion of a variable sized packet; b) storing the nibbles of data into a first buffer; c) disabling the transmit clock signal; d) shifting the nibbles of data out of the first buffer in accordance with a serial clock signal to provide a first bitstream; e) framing the first bitstream into a predetermined packet size; f) asserting the holdoff signal to halt the first bitstream; g) serially inserting a synchronization indicator into the first bitstream in accordance with the serial clock signal to form a second bitstream; h) parallelizing the second bitstream to provide parallelized data; i) synchronously providing the parallelized data and a synchronization signal corresponding to the synchronization indicator in accordance with a parallel clock signal.
Claim 3
Dependent Claim 17 words
The method of claim 1 wherein a nominal frequency of the transmit clock is approximately 25 MHz.
Claim 4
Dependent Claim 17 words
The method of claim 1 wherein a nominal frequency of the serial clock is approximately 38.1 MHz.
Claim 5
Dependent Claim 23 words
The method of claim 1 wherein a nominal frequency of the parallel clock is approximately one-eighth a nominal frequency of the serial clock.
Claim 6
Dependent Claim 35 words
The method of claim 1 further comprising the steps of: j) continuously inserting an idle byte into the first serial bitstream in accordance with the serial clock signal while the transmit enable signal is de-asserted.
Claim 7
Dependent Claim 22 words
The method of claim 5 wherein a value of the idle byte is distinct from a preamble of the variable sized packet.
Claim 8
Dependent Claim 43 words
The method of claim 1 further comprising the steps of: j) inserting an end of packet indicator into the first serial bitstream in accordance with the serial clock signal when the transmit enable signal transitions from an asserted state to a de-asserted state.
Claim 9
Dependent Claim 22 words
The method of claim 7 wherein the end of packet indicator is a sequence beginning with a "0" followed by fifteen "1"s.
Claim 10
Dependent Claim 47 words
The method of claim 1 further comprising the step of: j) inserting a "0" into the first serial bitstream, if the variable sized packet includes a sequence of "0" followed by sixteen "1"s, wherein the "0" is inserted into the first serial bitstream after the fifteenth "1".

References Cited (Backward Citations)

US4858232A Cited
US5537414A Cited
US5604867A Cited
US5655140A Cited
US5577069A Cited
US5673254A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-12-21 2002-06-22 2002-12-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-12-21 2006-06-22 2006-12-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-12-21 2010-06-22 2010-12-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag