US5847582A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for producing symmetric capture range in two-quadrant phase detector PLLs using nonsymmetric pulse waves
Assignee: National Semiconductor Corp
•
Filing: 1997-07-30
•
Granted: 1998-12-08
•
Expires: 2017-07-30
Abstract
Abstract A symmetric capture range is produced in a two-quadrant phase detector phase locked loop that utilizes nonsymmetric pulse waves. The phase detector is enabled only during VCO pulses. A latch stores the relative relationship between the leading edge of the input pulse and the center of the VCO pulse in the previous cycle. If the phase angle θ form the VCO pulse center to the leading edge of the input pulse is 0 deg<θ<180 deg, then the phase detector incrementally decreases the VCO frequency at the next VCO pulse. If the phase angle θ is 180 deg<θ<360 deg, then the phase detector incrementally increases the VCO frequency at the next VCO pulse.
Inventors
- 👤 Victor P. Schrader
- 👤 Steve Hobrecht
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 09:32
CPC Classifications
H; H03; H03D; H03D13/00; H03D13/003; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03D13/007; H03D13/008; H03D2200/00; H03D2200/0001; H03D2200/0009; H03D2200/0033; H04; H04N; H04N5/00; H04N5/04; H04N5/12; H04N5/126
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
201 words
A phase detector in a phase locked loop circuit, wherein the phase locked loop circuit includes a loop filter that generates a loop control voltage based on a phase error signal provided to the loop filter from said phase dectector and a voltage controlled oscillator that generates an output signal pulse of the phase locked loop circuit, wherein the phase error signal represents a relative phase angle difference θ between a leading edge of an input signal pulse to the phase detector and a center of the output signal pulse, and wherein the voltage controlled oscillator responds to changes in the loop control voltage by varying a frequency of the output signal pulse, the phase detector comprising: a latch receiving said input signal pulse and said output signal pulse that stores a value representative of the relative phase angle difference θ; and a multiplier coupled to said latch and said low pass filter that responds to the value stored in the latch and to the output signal pulse by providing said phase error signal that causes the loop control voltage to decrease when 0°<θ<180° and by providing said phase error signal that causes the loop control voltage to increase when 180°<θ<360°.
Claim 2
Dependent Claim
201 words
A phase detector in a phase locked loop circuit, wherein the phase locked loop circuit includes a loop filter that generates a loop control voltage based on a phase error signal provided to the loop filter from said phase dectector and a voltage controlled oscillator that generates an output signal pulse of the phase locked loop circuit, wherein the phase error signal represents a relative phase angle difference θ between a leading edge of an input signal pulse to the phase detector and a center of the output signal pulse, and wherein the voltage controlled oscillator responds to changes in the loop control voltage by varying a frequency of the output signal pulse, the phase detector comprising: a latch receiving said input signal pulse and said output signal pulse that stores a value representative of the relative phase angle difference θ; and a multiplier coupled to said latch and said low pass filter that responds to the value stored in the latch and to the output signal pulse by providing said phase error signal that causes the loop control voltage to decrease when 0°<θ<180° and by providing said phase error signal that causes the loop control voltage to increase when 180°<θ<360°.
Claim 3
Independent Claim
178 words
A method of generating a phase error signal in a phase locked loop circuit, wherein the phase locked loop circuit includes a loop filter that generates a loop control voltage based on a phase error signal provided to the loop filter from said phase detector and a voltage controlled oscillator that generates an output signal pulse of the phase locked loop circuit, wherein the phase error signal represents a relative phase angle difference θ between a leading edge of an input signal pulse to the phase detector and a center of the output signal pulse, and wherein the voltage controlled oscillator responds to changes in the loop control voltage by varying a frequency of an output signal pulse, the method comprising: storing a value representative of the relative phase angle difference θ in a latch; and mixing the stored value with the output pulse signal to provide said phase error signal that causes the loop control voltage to decrease when 0°<θ<180° and to provide said phase error signal that causes the loop control voltage to increase when 180°<θ<360°.
Claim 4
Independent Claim
178 words
A method of generating a phase error signal in a phase locked loop circuit, wherein the phase locked loop circuit includes a loop filter that generates a loop control voltage based on a phase error signal provided to the loop filter from said phase detector and a voltage controlled oscillator that generates an output signal pulse of the phase locked loop circuit, wherein the phase error signal represents a relative phase angle difference θ between a leading edge of an input signal pulse to the phase detector and a center of the output signal pulse, and wherein the voltage controlled oscillator responds to changes in the loop control voltage by varying a frequency of an output signal pulse, the method comprising: storing a value representative of the relative phase angle difference θ in a latch; and mixing the stored value with the output pulse signal to provide said phase error signal that causes the loop control voltage to decrease when 0°<θ<180° and to provide said phase error signal that causes the loop control voltage to increase when 180°<θ<360°.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-12-07 | 2002-06-08 | 2002-12-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-12-07 | 2006-06-08 | 2006-12-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-12-07 | 2010-06-08 | 2010-12-08 | $7700.00 | Window Closed / Lapsed |