US5847409A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with superlattice-structured graded buffer layer and fabrication method thereof
Assignee: NEC Corp
•
Filing: 1996-05-24
•
Granted: 1998-12-08
•
Expires: 2016-05-24
Abstract
Abstract A semiconductor device that enables to prevent the electron transport property of a semiconductor active layer from degrading even if a semiconductor compositionally-graded buffer layer is used. This device contains a semiconductor substrate, a semiconductor active layer lattice-mismatched with the substrate, and a semiconductor compositionally-graded buffer layer formed between the substrate and the active layer. The compositionally-graded buffer layer has a semiconductor superlattice structure including first semiconductor sublayers and second semiconductor sublayers that are alternately stacked in a direction perpendicular to the substrate. Each of the first sublayers is made of a first semiconductor material. Each of the second sublayers is made of a second semiconductor material different in composition from the first semiconductor material. The lattice constant of the first and second sublayers decreases or increases stepwise from a side near the substrate and the other side near the active layer. The lattice constant of any one of the second sublayers may be larger than that of an adjacent one of the first sublayers and is smaller than that of another adjacent one of the first sublayers.
Inventors
- 👤 Tatsuo Nakayama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 05:06
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/015; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732; H10D62/00; H10D62/80; H10D62/81; H10D62/815; H10D62/8161; H10D62/8162; H10D62/8164
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
117 words
A semiconductor device comprising: a semiconductor substrate; a semiconductor active layer; and a semiconductor compositionally-graded buffer layer formed between said substrate and said active layer, wherein said compositionally-graded buffer layer comprises a semiconductor superlattice structure including a plurality of first semiconductor sublayers and a plurality of second semiconductor sublayers that are alternately stacked in a direction perpendicular to said substrates, wherein each of said first sublayers is made of a first semiconductor material, and each of said second sublayers is made of a second semiconductor material different in composition from said first semiconductor material, and wherein a lattice constant of said first and second sublayers varies stepwise from a side nearest said substrate to said active layer.
Claim 2
Dependent Claim
117 words
A semiconductor device comprising: a semiconductor substrate; a semiconductor active layer; and a semiconductor compositionally-graded buffer layer formed between said substrate and said active layer, wherein said compositionally-graded buffer layer comprises a semiconductor superlattice structure including a plurality of first semiconductor sublayers and a plurality of second semiconductor sublayers that are alternately stacked in a direction perpendicular to said substrates, wherein each of said first sublayers is made of a first semiconductor material, and each of said second sublayers is made of a second semiconductor material different in composition from said first semiconductor material, and wherein a lattice constant of said first and second sublayers varies stepwise from a side nearest said substrate to said active layer.
Claim 3
Dependent Claim
22 words
A semiconductor device as claimed in claim 1, wherein said first semiconductor material is InAlAS and said second semiconductor material is InGaAs.
Claim 4
Dependent Claim
137 words
A fabrication method of a semiconductor device comprising the steps of: forming a semiconductor compositionally-graded buffer layer on a semiconductor substrate; and forming an active layer on said compositionally-graded buffer layer, said step of forming said compositionally-graded buffer layer comprising the step of: alternately stacking first semiconductor sublayers and second semiconductor sublayers on said substrate in a direction perpendicular to said substrate, thereby forming a semiconductor superlattice structure, wherein each of said first sublayers is made of a first semiconductor material, and each of said second sublayers is made of a second semiconductor material different in composition from said first semiconductor material, and wherein each of said first and second sublayers is formed so that a lattice constant of each of said first and second sublayers varies stepwise from a side nearest said to said active layer.
Claim 5
Dependent Claim
137 words
A fabrication method of a semiconductor device comprising the steps of: forming a semiconductor compositionally-graded buffer layer on a semiconductor substrate; and forming an active layer on said compositionally-graded buffer layer, said step of forming said compositionally-graded buffer layer comprising the step of: alternately stacking first semiconductor sublayers and second semiconductor sublayers on said substrate in a direction perpendicular to said substrate, thereby forming a semiconductor superlattice structure, wherein each of said first sublayers is made of a first semiconductor material, and each of said second sublayers is made of a second semiconductor material different in composition from said first semiconductor material, and wherein each of said first and second sublayers is formed so that a lattice constant of each of said first and second sublayers varies stepwise from a side nearest said to said active layer.
Claim 6
Dependent Claim
22 words
A fabrication method as claimed in claim 3, wherein said first semiconductor material is InAlAs and said second semiconductor material is InGaAs.
Claim 7
Dependent Claim
149 words
A semiconductor transistor comprising: a semiconductor substrate made of a semiconductor material having a first mole fraction; an active channel region made of a semiconductor material having a second mole fraction; and a graded buffer region between said substrate and said active channel region, said graded buffer region comprising: a first plurality of semiconductor layers made of a first semiconductor compound material; and a second plurality of semiconductor layers made of a second semiconductor compound material, different from said first semiconductor compound material, said first plurality of semiconductor layers being interleaved with said second plurality of said semiconductor layers to form an alternating stack between said substrate and said channel region, and wherein a material composition of each layer in said stack has a mole fraction graded from that of said first mole fraction in said substrate to that of said second mole fraction in said active channel region.
Claim 8
Dependent Claim
149 words
A semiconductor transistor comprising: a semiconductor substrate made of a semiconductor material having a first mole fraction; an active channel region made of a semiconductor material having a second mole fraction; and a graded buffer region between said substrate and said active channel region, said graded buffer region comprising: a first plurality of semiconductor layers made of a first semiconductor compound material; and a second plurality of semiconductor layers made of a second semiconductor compound material, different from said first semiconductor compound material, said first plurality of semiconductor layers being interleaved with said second plurality of said semiconductor layers to form an alternating stack between said substrate and said channel region, and wherein a material composition of each layer in said stack has a mole fraction graded from that of said first mole fraction in said substrate to that of said second mole fraction in said active channel region.
Claim 9
Dependent Claim
39 words
A semiconductor transistor as recited in claim 5 wherein said first semiconductor compound comprises In x Al 1-x As and said second semiconductor compound comprises In x Ga 1-x As, where x comprises an indicator of the mole fraction.
Claim 10
Dependent Claim
38 words
A semiconductor transistor as recited in claim 6 wherein said stack comprises at least fourteen layers wherein pairs of layers in said stack comprise a mole fraction substantially graded as x=0.52, 0.55, 0.60, 0.65, 0.70, 0.75, and 0.80.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-12-07 | 2002-06-08 | 2002-12-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-12-07 | 2006-06-08 | 2006-12-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-12-07 | 2010-06-08 | 2010-12-08 | $7700.00 | Window Closed / Lapsed |