← Back to Patent Explorer
US5841987A Expired / Lapsed US ⏱️ 0.0 years remaining

Simple bus and interface system for consumer digital equipment

Assignee: Technicolor USA Inc
•
Filing: 1996-05-23
•
Granted: 1998-11-24
•
Expires: 2016-05-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for generating a signal for coupling digital audio, video and data signals in compressed form via a bus. A processing means formats the digital audio, video and data signals into superpackets for transmission via the bus. Each superpacket comprises a timestamp, and a transport packet, representative of the digital audio, video and data signals. The superpackets have a fixed duration and occur at variable intervals. Devices receive the superpacket signal and may utilize the timestamps for clock synchronization. A recording and replay device processes the variable superpacket signal occurrence for recording. Reproduced timestamps are utilized to control restoration of the superpacket signal to have substantially the duration and occurrence as when formatted for bus transmission. A simplified bus couples superpackets between devices. An indicia is added to a superpacket signal to provide automatic control of device bus interfaces. The automated interface control is also responsive to device control status.

Inventors

  • 👤 Harold Blatter
  • 👤 William Wesley Beyers, Jr.
  • 👤 Michael Scott Deiss

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 12:11
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/76; H04N5/765; H04N21/00; H04N21/40; H04N21/41; H04N21/426; H04N19/00; H04N19/60; H04N19/61; H04N21/20; H04N21/23; H04N21/236; H04N21/242; H04N21/4104; H04N21/4135; H04N21/43; H04N21/4302; H04N21/4305; H04N21/4307; H04N21/43072; H04N21/433; H04N21/4334; H04N21/434; H04N21/60; H04N21/63; H04N21/633; H04N21/6332; H04N5/775; H04N7/00; H04N7/24; H04N7/52; H04N19/70; H04N9/00; H04N9/79; H04N9/7921; H04N9/80; H04N9/804; H04N9/8042

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 107 words
An apparatus (100) for controllably coupling a source (98) of a packetized signal (SP) to a data bus (501), said apparatus comprising: an indicia generator (405) controllably coupled to said source (98) and receiving therefrom said packetized signal (SP); a switching matrix (101) controlled responsive to said indicia generator (405) for receiving therefrom said packetized signal (SP) for coupling to said data bus (501), and, responsive to said controllable coupling from said source (98) said indicia generator (405) adds an indicia (Vs) to said packetized signal (SP) and enables said switching matrix (101) for coupling said packetized signal (SP) and indicia (Vs) to said data bus (501).
Claim 2
Independent Claim 107 words
An apparatus (100) for controllably coupling a source (98) of a packetized signal (SP) to a data bus (501), said apparatus comprising: an indicia generator (405) controllably coupled to said source (98) and receiving therefrom said packetized signal (SP); a switching matrix (101) controlled responsive to said indicia generator (405) for receiving therefrom said packetized signal (SP) for coupling to said data bus (501), and, responsive to said controllable coupling from said source (98) said indicia generator (405) adds an indicia (Vs) to said packetized signal (SP) and enables said switching matrix (101) for coupling said packetized signal (SP) and indicia (Vs) to said data bus (501).
Claim 3
Dependent Claim 18 words
The apparatus of claim 1, wherein said indicia (Vs) is a voltage added to said packetized signal (SP).
Claim 4
Dependent Claim 23 words
The apparatus of claim 1, wherein said indicia (Vs) is added to said packetized signal (SP) with reference to a zero signal conductor.
Claim 5
Dependent Claim 22 words
The apparatus of claim 1, wherein said indicia generator (405) is controlled responsive a control mode of said packetized signal source (98).
Claim 6
Dependent Claim 56 words
The apparatus of claim 1, wherein said switching matrix (101) includes a detecting means (401,402,403,404) for detecting a second packetized signal and indicia present on said data bus (501) and responsive to detecting said second packetized signal and indicia, said detecting means (401,402,403,404) inhibits control of said switching matrix (101) responsive to said indicia generator (405).
Claim 7
Dependent Claim 14 words
The apparatus of claim 1, wherein said packetized signal (SP) has MPEG like characteristics.
Claim 8
Independent Claim 89 words
An apparatus (102) for coupling a data bus (501) having a packetized signal (SP) to a signal receiving device (400), said apparatus comprising a detector (401,402,403,404) for receiving said packetized signal (SP) from said bus (501) and controlling a switch (102A) for coupling said packetized signal (SP), said packetized signal including an indicia (Vs) and responsive to said indicia (Vs) said detector (401,402,403,404) generates a control signal (DP) for enabling said switch (102A) and coupling said packetized signal (SP) to an input (499) of said signal receiving device (400).
Claim 9
Independent Claim 89 words
An apparatus (102) for coupling a data bus (501) having a packetized signal (SP) to a signal receiving device (400), said apparatus comprising a detector (401,402,403,404) for receiving said packetized signal (SP) from said bus (501) and controlling a switch (102A) for coupling said packetized signal (SP), said packetized signal including an indicia (Vs) and responsive to said indicia (Vs) said detector (401,402,403,404) generates a control signal (DP) for enabling said switch (102A) and coupling said packetized signal (SP) to an input (499) of said signal receiving device (400).
Claim 10
Dependent Claim 18 words
The apparatus of claim 7, wherein said control signal (DP) is coupled to control said signal receiving device.
Claim 11
Dependent Claim 35 words
The apparatus of claim 7, wherein responsive to said packetized signal (TS) including said indicia (Vs) said detector (401,402,403,404) generates said control signal (DP) for initiating a recording mode by said signal receiving device (400).
Claim 12
Dependent Claim 25 words
The apparatus of claim 7, wherein said indicia (Vs) comprises a voltage added to said data bus (501) with reference to a zero voltage reference.
Claim 13
Dependent Claim 13 words
The apparatus of claim 7, wherein said indicia (Vs) comprises a DC voltage.
Claim 14
Dependent Claim 17 words
The apparatus of claim 7, wherein said packetized signal (SP) is substantially similar to an MPEG signal.
Claim 15
Dependent Claim 89 words
A recording apparatus (400) for processing a packetized signal (SP), said apparatus comprising; a signal receiving means (102) for receiving said packetized signal (SP), said packetized signal (SP) including an indicia (Vs); a detecting means (401,402,403,404) coupled to said receiving means (102) for detecting said packetized signal (SP) including an indicia (Vs) and generating a control signal (DP) responsive to said indicia (Vs); a controller (410) controllably coupled to said detecting means (401,402,403,404) for controlling an operational mode of said recording apparatus (400) responsive to said control signal (DP).
Claim 16
Dependent Claim 89 words
A recording apparatus (400) for processing a packetized signal (SP), said apparatus comprising; a signal receiving means (102) for receiving said packetized signal (SP), said packetized signal (SP) including an indicia (Vs); a detecting means (401,402,403,404) coupled to said receiving means (102) for detecting said packetized signal (SP) including an indicia (Vs) and generating a control signal (DP) responsive to said indicia (Vs); a controller (410) controllably coupled to said detecting means (401,402,403,404) for controlling an operational mode of said recording apparatus (400) responsive to said control signal (DP).
Claim 17
Dependent Claim 14 words
The apparatus of claim 13, wherein said packetized signal (SP) is generally MPEG like.
Claim 18
Independent Claim 184 words
An apparatus for coupling a packetized signal (SP) between a signal source (98) and a signal destination (499,400), said apparatus comprising: a first switching matrix (101) for controllably coupling said packetized signal (SP) from said signal source (98); a data bus (501) coupled to said first switching matrix (101) and receiving therefrom said packetized signal (SP); a second switching matrix (102) for controllably coupling said packetized signal (SP) from said data bus (501) to said signal destination (499); an indicia generator (405) coupled to said signal source (98) and controllably coupled to said first switching matrix (101), an indicia detector (401,402,403,404) coupled to said data bus (501) and controllably coupled to said second switching matrix (102); said indicia generator (405) adds an indicia (Vs) to said packetized signal (SP) and controls said first switching matrix (101) for coupling said packetized signal (SP) and indicia (Vs) to said data bus (501); said indicia detector (401,402,403,404) detects said indicia (Vs) and said packetized signal (SP) and controls said second switching matrix (102) for coupling said packetized signal (SP) and indicia (Vs) to said signal destination (499).
Claim 19
Independent Claim 184 words
An apparatus for coupling a packetized signal (SP) between a signal source (98) and a signal destination (499,400), said apparatus comprising: a first switching matrix (101) for controllably coupling said packetized signal (SP) from said signal source (98); a data bus (501) coupled to said first switching matrix (101) and receiving therefrom said packetized signal (SP); a second switching matrix (102) for controllably coupling said packetized signal (SP) from said data bus (501) to said signal destination (499); an indicia generator (405) coupled to said signal source (98) and controllably coupled to said first switching matrix (101), an indicia detector (401,402,403,404) coupled to said data bus (501) and controllably coupled to said second switching matrix (102); said indicia generator (405) adds an indicia (Vs) to said packetized signal (SP) and controls said first switching matrix (101) for coupling said packetized signal (SP) and indicia (Vs) to said data bus (501); said indicia detector (401,402,403,404) detects said indicia (Vs) and said packetized signal (SP) and controls said second switching matrix (102) for coupling said packetized signal (SP) and indicia (Vs) to said signal destination (499).
Claim 20
Dependent Claim 29 words
The apparatus of claim 15, wherein said indicia generator (405) adds said indicia (Vs) to said packetized signal (SP) responsive to an operational mode of said signal source (98).
Claim 21
Dependent Claim 34 words
The apparatus of claim 15, wherein said indicia generator (405) adds said indicia (Vs) to a conductor (A,B) comprising said data bus (501) coupling said packetized signal (SP) to said first switching matrix (101).
Claim 22
Dependent Claim 24 words
The apparatus of claim 15, wherein said indicia (Vs) is a voltage added to said data bus (501) and referenced a zero signal conductor.

References Cited (Backward Citations)

WO1994009595A1 Cited
EP0609578A2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-11-23 2002-05-25 2002-11-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-11-23 2006-05-25 2006-11-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-11-23 2010-05-25 2010-11-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag