← Back to Patent Explorer
US5838153A Expired / Lapsed US ⏱️ 0.0 years remaining

Magnetic media tester which includes a filter that filters the product of a read signal and an output of a phase lock loop circuit

Assignee: Phase Metrics Inc
•
Filing: 1996-12-13
•
Granted: 1998-11-17
•
Expires: 2016-12-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A disk certifier which analyzes a read signal generated from a disk of a hard disk drive. The read signal typically has a sinusoidal waveform with modulated peak amplitudes. The waveform is generally defined by the equation A·sin(wt)·(1-m(t)), where the term m(t) is the amplitude modulation of the signal. The peak signal is provided to a phase lock loop circuit which generates a multiplier peak signal generally of the form sin(wt). The certifier includes a multiplier which multiplies the read signal by the multiplier read signal to provide a multiplied read signal described by the equation A/2·(1-cos 2(wt))·(1-m(t)). The multiplied read signal is filtered by a low pass filter which has a cut-off frequency Wc below w. The low pass filter provides a filtered multiplied read signal which is described by the equation A·(1-g(t)), wherein the term g(t) is the portion of m(t) with frequencies below Wc. The filtered multiplied read signal is then compared to a threshold value(s) to determine a pass/fail error condition of the read signal. The certifier also has a histogram circuit which detects, counts and stores the occurrence of each peak amplitude value of the read signal. The peak amplitude data can be processed to plot a histogram which shows how many times the read signal produced various peak amplitudes. The histogram can be used to determine the actual performance of the disk certifier.

Inventors

  • 👤 Michael Inbar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 16:00
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/10009; G11B20/10046; G11B20/10203; G01; G01R; G01R33/00; G01R33/12; G01R33/1207; G11B27/00; G11B27/36; G11B5/00; G11B5/012; G11B33/00; G11B33/10

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 89 words
A test apparatus that analyzes a read signal generated from a disk of a hard disk drive, comprising: a phase lock loop circuit that receives the read signal and provides a multiplier read signal; a multiplier that multiplies the read signal by the multiplier read signal to provide a multiplied read signal; a low pass filter that filters the multiplied read signal to provide a filtered multiplied read signal; and, a comparator that compares the filtered multiplied read signal with a threshold value to provide a pulse detection signal.
Claim 2
Dependent Claim 89 words
A test apparatus that analyzes a read signal generated from a disk of a hard disk drive, comprising: a phase lock loop circuit that receives the read signal and provides a multiplier read signal; a multiplier that multiplies the read signal by the multiplier read signal to provide a multiplied read signal; a low pass filter that filters the multiplied read signal to provide a filtered multiplied read signal; and, a comparator that compares the filtered multiplied read signal with a threshold value to provide a pulse detection signal.
Claim 3
Dependent Claim 22 words
The test apparatus as recited in claim 1, wherein said low pass filter filters the multiplied read signal at a cut-off frequency.
Claim 4
Dependent Claim 20 words
The test apparatus as recited in claim 2, wherein said cut-off frequency is below a frequency of the read signal.
Claim 5
Dependent Claim 26 words
The test apparatus as recited in claim 1, further comprising a histogram circuit that stores a number of occurrences of an amplitude of the read signal.
Claim 6
Dependent Claim 147 words
A test apparatus that analyzes a read signal generated from a disk of a hard disk drive, wherein the read signal has a plurality of peak amplitude values, comprising: a memory circuit that has a plurality of addressable storage locations that each contain a value that corresponds to a number of occurrences of a peak amplitude; an adder that increments the value of an addressable storage location upon an occurrence of an additional corresponding peak amplitude; a phase lock loop circuit that receives the read signal and provides a multiplier read signal; a multiplier that multiplies the read signal by the multiplier read signal to provide a multiplied read signal; a low pass filter that filters the multiplied read signal to provide a filtered multiplied read signal; and, a comparator that compares the filtered multiplied read signal with a threshold value to provide a pulse detection signal.
Claim 7
Dependent Claim 147 words
A test apparatus that analyzes a read signal generated from a disk of a hard disk drive, wherein the read signal has a plurality of peak amplitude values, comprising: a memory circuit that has a plurality of addressable storage locations that each contain a value that corresponds to a number of occurrences of a peak amplitude; an adder that increments the value of an addressable storage location upon an occurrence of an additional corresponding peak amplitude; a phase lock loop circuit that receives the read signal and provides a multiplier read signal; a multiplier that multiplies the read signal by the multiplier read signal to provide a multiplied read signal; a low pass filter that filters the multiplied read signal to provide a filtered multiplied read signal; and, a comparator that compares the filtered multiplied read signal with a threshold value to provide a pulse detection signal.
Claim 8
Dependent Claim 27 words
The test apparatus as recited in claim 5, wherein said adder is coupled to a data input pin and a data output pin of said memory circuit.
Claim 9
Dependent Claim 34 words
The test apparatus as recited in claim 6, further comprising an analog to digital converter which has an analog input that receives the read signal and a digital output coupled to said memory circuit.
Claim 10
Dependent Claim 22 words
The test apparatus as recited in claim 5, wherein said low pass filter filters the multiplied read signal at a cut-off frequency.
Claim 11
Dependent Claim 20 words
The test apparatus as recited in claim 8, wherein said cut-off frequency is below a frequency of the read signal.
Claim 12
Dependent Claim 27 words
The test apparatus as recited in claim 9, wherein said adder is coupled to a data input pin and a data output pin of said memory circuit.
Claim 13
Dependent Claim 34 words
The test apparatus as recited in claim 10, further comprising an analog to digital converter which has an analog input that receives the read signal and a digital output coupled to said memory circuit.
Claim 14
Independent Claim 67 words
A method for analyzing a read signal generated from a disk of a hard disk drive, comprising the steps of: a) generating a multiplier read signal; b) multiplying the read signal by said multiplier read signal to provide a multiplied read signal; c) filtering said multiplied read signal to provide a filtered multiplied read signal; and, d) comparing said filtered multiplied read signal with a threshold value.
Claim 15
Independent Claim 67 words
A method for analyzing a read signal generated from a disk of a hard disk drive, comprising the steps of: a) generating a multiplier read signal; b) multiplying the read signal by said multiplier read signal to provide a multiplied read signal; c) filtering said multiplied read signal to provide a filtered multiplied read signal; and, d) comparing said filtered multiplied read signal with a threshold value.
Claim 16
Dependent Claim 28 words
The method as recited in claim 12, wherein the read signal is filtered at a low pass cut-off frequency that is below a frequency of the read signal.
Claim 17
Dependent Claim 25 words
The method as recited in claim 12, further comprising the steps of determining a peak amplitude of the read signal and storing the peak amplitude.

References Cited (Backward Citations)

US5121263A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-11-16 2002-05-18 2002-11-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-11-16 2006-05-18 2006-11-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-11-16 2010-05-18 2010-11-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag