US5835155A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video frame grabber comprising analog video signals analysis system
Assignee: Agfa HealthCare NV
•
Filing: 1997-02-03
•
Granted: 1998-11-10
•
Expires: 2017-02-03
Abstract
Abstract In a video frame grabber for digitizing analog video signals which have a pure analog video signal component and a synchronization signal component, the synchronization signals are digitized along with the pure analog video signals. Video gain and offset, sync gain, and sync threshold can be adjusted electronically. A variable time delay can be imposed on the sampling clock signals and on horizontal reference signals. Optimal values can be determined for the various parameters.
Inventors
- 👤 Jos Jennes
- 👤 Paul Wouters
- 👤 Paul Canters
- 👤 Herman Van Goubergen
- 👤 Geert Debeerst
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 08:18
CPC Classifications
H; H04; H04N; H04N1/00; H04N1/00127; H04N1/00281; H04N1/00283; H04N1/00291; H04N1/32; H04N1/32358; H04N5/00; H04N5/04; H04N5/06; H04N5/12; H04N5/126; H04N5/14; H04N5/20; H04N5/44; H04N5/4448; H04N2201/00; H04N2201/0077; H04N2201/0082; H04N2201/0084; H04N5/76; H04N5/907
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
239 words
A method to determine in a video frame grabber an optimal time delay to generate time delayed synchronisation signals corresponding to video signals, for triggering sampling clock signals within each video line, comprising the following steps: (a) generating the video signals having fast transients; (b) setting a time delay to generate said time delayed synchronisation signals; (c) setting a first sampling delay for said sampling clock signals with respect to said time delayed synchronisation signals; (d) sampling said video signals at a predetermined frequency of said sampling clock signals to obtain first digital image signals; (e) setting a second sampling delay for said sampling clock signals with respect to said time delayed synchronisation signals; (f) sampling said video signals at said predetermined frequency of said sampling clock signals to obtain second digital image signals; (g) computing a first difference score between said first and second digital image signals; (h) computing a second difference score between said first digital image signals and said second digital image signals, offset by one sample; (i) repeating steps (c) to (f) for at least two first sampling delay settings; (j) selecting a critical first sampling delay setting, the first sampling delay setting corresponding with the first and second difference score indicative of a sample offset; (k) selecting said optimal time delay such that the critical first sampling delay setting is most different from a sampling delay setting at which said video signals are digitized.
Claim 2
Independent Claim
239 words
A method to determine in a video frame grabber an optimal time delay to generate time delayed synchronisation signals corresponding to video signals, for triggering sampling clock signals within each video line, comprising the following steps: (a) generating the video signals having fast transients; (b) setting a time delay to generate said time delayed synchronisation signals; (c) setting a first sampling delay for said sampling clock signals with respect to said time delayed synchronisation signals; (d) sampling said video signals at a predetermined frequency of said sampling clock signals to obtain first digital image signals; (e) setting a second sampling delay for said sampling clock signals with respect to said time delayed synchronisation signals; (f) sampling said video signals at said predetermined frequency of said sampling clock signals to obtain second digital image signals; (g) computing a first difference score between said first and second digital image signals; (h) computing a second difference score between said first digital image signals and said second digital image signals, offset by one sample; (i) repeating steps (c) to (f) for at least two first sampling delay settings; (j) selecting a critical first sampling delay setting, the first sampling delay setting corresponding with the first and second difference score indicative of a sample offset; (k) selecting said optimal time delay such that the critical first sampling delay setting is most different from a sampling delay setting at which said video signals are digitized.
References Cited (Backward Citations)
US4367337A
Cited
US4481542A
Cited
US4713691A
Cited
US4814875A
Cited
US4729025A
Cited
JPS62183274A
Cited
US4963969A
Cited
US4743958A
Cited
EP0263393A2
Cited
US4831378A
Cited
JPS63180278A
Cited
EP0316946A2
Cited
US4974069A
Cited
US4942468A
Cited
US4872054A
Cited
EP0462784A2
Cited
US5493418A
Cited
US5121117A
Cited
JPH0514731A
Cited
JPH0537850A
Cited
EP0528548A2
Cited
US5229853A
Cited
EP0544245A1
Cited
EP0577841A1
Cited
US5396295A
Cited
JPH06177761A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-09 | 2002-05-11 | 2002-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-09 | 2006-05-11 | 2006-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-09 | 2010-05-11 | 2010-11-10 | $7700.00 | Window Closed / Lapsed |