← Back to Patent Explorer
US5832001A Expired / Lapsed US ⏱️ 0.0 years remaining

Variable rate viterbi decorder

Assignee: WiniaDaewoo Co Ltd
•
Filing: 1997-03-21
•
Granted: 1998-11-03
•
Expires: 2017-03-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A variable rate Viterbi decoder comprising: a signal generating means for generating a control signal according to an input code rate and a sampling clock; a memory for storing punctured coded data; a memory control means in which a signal for recognizing valid data is inputted, and a read signal and a write signal are generated according to an input clock, the sampling clock, and the control signal from the signal generating means; a depuncturing means for depuncturing the punctured coded data from the memory according to the sampling clock and the control signal from the signal generating means; and a Viterbi decoding means for decoding the depunctured data from the depuncturing means according to the sampling clock and the control signal from the signal generating means.

Inventors

  • 👤 Young-Bae Choi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:30
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/23; H04; H04L; H04L1/00; H04L1/004; H04L1/0056; H04L1/0067; H04L1/0068; H03M13/35; H03M13/37; H03M13/39; H03M13/41; H03M13/65; H03M13/6502; H03M13/6508; H03M13/6516; H04L1/0045; H04L1/0054

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 132 words
A variable rate Viterbi decoder comprising: a) a signal generating means for generating a control signal according to an input code rate and a sampling clock; b) a memory for storing punctured coded data; c) a memory control means in which a signal for recognizing valid data is inputted, and a read signal and a write signal are generated according to an input clock, the sampling clock, and the control signal from said signal generating means; d) a depuncturing means for depuncturing the punctured coded data from said memory according to the sampling clock and the control signal from said signal generating means; and e) a Viterbi decoding means for decoding the depunctured data from said depuncturing means according to the sampling clock and the control signal from said signal generating means.
Claim 2
Dependent Claim 132 words
A variable rate Viterbi decoder comprising: a) a signal generating means for generating a control signal according to an input code rate and a sampling clock; b) a memory for storing punctured coded data; c) a memory control means in which a signal for recognizing valid data is inputted, and a read signal and a write signal are generated according to an input clock, the sampling clock, and the control signal from said signal generating means; d) a depuncturing means for depuncturing the punctured coded data from said memory according to the sampling clock and the control signal from said signal generating means; and e) a Viterbi decoding means for decoding the depunctured data from said depuncturing means according to the sampling clock and the control signal from said signal generating means.
Claim 3
Dependent Claim 81 words
The variable rate Viterbi decoder according to claim 1, wherein said signal generating means comprises a threshold value setting means for setting the numerator of the code rate as a threshold value when the code rate is recognized; a counter for generating a counting signal by counting the sampling clock according to the threshold value set in said threshold value setting means for setting a threshold value; and an enabling signal generating means according to the counting signal from said counter.
Claim 4
Dependent Claim 31 words
The variable rate Viterbi decoder according to claim 1, wherein said memory is embodied with a RAM of the First In First Out (FIFO) type to buffer input and output data.

References Cited (Backward Citations)

US5331665A Cited
US5438590A Cited
US5509020A Cited
US5710784A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-11-02 2002-05-04 2002-11-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-11-02 2006-05-04 2006-11-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-11-02 2010-05-04 2010-11-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag