US5825682A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cache memory capable of using faulty tag memory
Assignee: NEC Corp
•
Filing: 1997-07-16
•
Granted: 1998-10-20
•
Expires: 2017-07-16
Abstract
Abstract In a cache memory, a flag register stores flag bits for showing whether or not regions of a tag memory are faulty. The flag register is accessed by a part of a first cache address generated from a data processing unit. A cache address generating circuit combines the above-mentioned part with outputs of the flag register to generate a second cache address for accessing a tag memory. A comparator compares the first cache address with an address read from the tag memory. A data memory accessing circuit accesses the data memory by the first cache address in accordance with whether or not the first cache address coincides with the address read from the tag memory. A determining circuit determines whether the regions of the tag memory are faulty, so that one of the flag bits accessed by the second cache address is adjusted in accordance with whether or not a corresponding one of the regions of the tag memory is faulty.
Inventors
- 👤 Takahiro Fukui
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 15:51
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G11; G11C; G11C29/00; G11C29/70; G11C29/88; G06F11/00; G11C15/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1064
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
236 words
A cache memory connected between a data processing unit and a main storage unit, comprising: a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said bag memory are faulty, said flag register being accessed by a part of a first cache address generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said part of said first cache address with outputs of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a determining means, connected to said tag memory, for determining whether said regions of said tag memory are faulty, so that one of said flag bits accessed by said second cache address is adjusted in accordance with whether or not a corresponding one of said regions of said tag memory is faulty.
Claim 2
Dependent Claim
236 words
A cache memory connected between a data processing unit and a main storage unit, comprising: a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said bag memory are faulty, said flag register being accessed by a part of a first cache address generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said part of said first cache address with outputs of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a determining means, connected to said tag memory, for determining whether said regions of said tag memory are faulty, so that one of said flag bits accessed by said second cache address is adjusted in accordance with whether or not a corresponding one of said regions of said tag memory is faulty.
Claim 3
Dependent Claim
65 words
The cache memory as set forth in claim 1, wherein said determining means comprises: a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; and a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said parity bit with a parity bit read from said tag memory.
Claim 4
Dependent Claim
99 words
The cache memory as set forth in claim 1, further comprising: an adder, connected between said cache address generating circuit and said tag memory, for adding one of "0" and "1" to said second cache address; and a third comparator, connected to said tag memory, for comparing a first address read from said tag memory accessed by said second cache address plus "0" with a second address read from said tag memory accessed by said second cache address plus "1", said flag bits being adjusted in accordance with whether or not said first address coincides with said second address.
Claim 5
Dependent Claim
275 words
A cache memory connected between a data processing unit and a main storage unit, comprising; a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said bag memory are faulty, said flag register being accessed by a first cache address except for a least significant bit generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said first cache address except for a least significant bit with two bits of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said calculated parity bit with a parity bit read from said tag memory; one of said flag bits accessed by said second cache address being adjusted in accordance with whether or not said calculated parity bit coincides with said parity bit read from said tag memory.
Claim 6
Dependent Claim
275 words
A cache memory connected between a data processing unit and a main storage unit, comprising; a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said bag memory are faulty, said flag register being accessed by a first cache address except for a least significant bit generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said first cache address except for a least significant bit with two bits of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said calculated parity bit with a parity bit read from said tag memory; one of said flag bits accessed by said second cache address being adjusted in accordance with whether or not said calculated parity bit coincides with said parity bit read from said tag memory.
Claim 7
Dependent Claim
273 words
A cache memory connected between a data processing unit and a main storage unit, comprising: a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said tag memory are faulty, said flag register being accessed by a first cache address except for two lower bits generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said first cache address except for two lower bits with four bits of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said calculated parity bit with a parity bit read from said tag memory; one of said flag bits accessed by said second cache address being adjusted in accordance with whether or not said calculated parity bit coincides with said parity bit read from said tag memory.
Claim 8
Dependent Claim
273 words
A cache memory connected between a data processing unit and a main storage unit, comprising: a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said tag memory are faulty, said flag register being accessed by a first cache address except for two lower bits generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said first cache address except for two lower bits with four bits of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said calculated parity bit with a parity bit read from said tag memory; one of said flag bits accessed by said second cache address being adjusted in accordance with whether or not said calculated parity bit coincides with said parity bit read from said tag memory.
Claim 9
Dependent Claim
355 words
A cache memory connected between a data processing unit and a main storage unit, comprising: a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said tag memory are faulty, said flag register being accessed by a first cache address except for a least significant bit generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said first cache address except for a least significant bit with two bits of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; an adder, connected between said cache address generating circuit and said tag memory, for adding one of "0" and "1" to said second cache address; a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said calculated parity bit with a parity bit read from said tag memory; a third comparator, connected to said tag memory, for comparing a first address read from said tag memory accessed by said second cache address plus "0" with a second address read from said tag memory accessed by said second cache address plus "1", one of said flag bits accessed by said second cache address being adjusted in accordance with whether or not said calculated parity bit coincides with said parity bit read from said tag memory and whether or not said first address coincides with said second address.
Claim 10
Dependent Claim
355 words
A cache memory connected between a data processing unit and a main storage unit, comprising: a data memory for storing a part of data of said main storage unit; a tag memory for storing addresses of said part of data of said main storage unit; a flag register for storing flag bits for showing whether or not regions of said tag memory are faulty, said flag register being accessed by a first cache address except for a least significant bit generated from said data processing unit; a cache address generating circuit, connected between said flag register and said tag memory, for combining said first cache address except for a least significant bit with two bits of said flag register to generate a second cache address for accessing said tag memory; a first comparator, connected to said tag memory, for comparing said first cache address with an address read from said tag memory; a data memory accessing means, connected to said first comparator, for accessing said data memory by said first cache address in accordance with whether or not said first cache address coincides with said address read from said tag memory; a parity bit calculating circuit, connected to said tag memory, for calculating a parity bit of said address read from said tag memory; an adder, connected between said cache address generating circuit and said tag memory, for adding one of "0" and "1" to said second cache address; a second comparator, connected to said parity calculating circuit and said tag memory, for comparing said calculated parity bit with a parity bit read from said tag memory; a third comparator, connected to said tag memory, for comparing a first address read from said tag memory accessed by said second cache address plus "0" with a second address read from said tag memory accessed by said second cache address plus "1", one of said flag bits accessed by said second cache address being adjusted in accordance with whether or not said calculated parity bit coincides with said parity bit read from said tag memory and whether or not said first address coincides with said second address.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-19 | 2002-04-20 | 2002-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-19 | 2006-04-20 | 2006-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-19 | 2010-04-20 | 2010-10-20 | $7700.00 | Window Closed / Lapsed |