US5796151A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor stack having a dielectric sidewall for prevention of oxidation of tungsten in tungsten capped poly-silicon gate electrodes
Assignee: Texas Instruments Inc
•
Filing: 1996-12-19
•
Granted: 1998-08-18
•
Expires: 2016-12-19
Abstract
Abstract In an integrated circuit, gate electrode stack of which is subjected to self-alignment processes, the sheet resistance is lowered by including a tungsten layer 15. The tungsten layer 14 is protected by a sidewall material 21 of SiNx or SiO2 after an etching step which did not extend to the substrate 11. During a subsequent etching step in which the stack extends to the substrate 11, the sidewall material 31 acts as a hard mask protecting the upper portion of the stack. After the lower portion of the stack is protected by a re-oxidation layer 41, the entire stack can be processed further without deterioration of the sheet resistance of the tungsten layer 15.
Inventors
- 👤 Wei-Yung Hsu
- 👤 Dirk N. Anderson
- 👤 Robert Kraft
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 20:09
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/671; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D64/01; H10D64/011; H10D64/0111; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; H10D64/01324; H10D64/01332; H10D64/01336; H10D64/01354; H10D64/661; H10D64/662; H10D64/664
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
95 words
A semiconductor stack formed on a substrate, said stack comprising: a gate oxide layer formed on said substrate; a poly-silicon layer formed on said gate layer oxide, wherein said poly-silicon layer and said gate oxide layer have an oxide sidewall; a diffusion barrier layer formed on said poly-silicon layer; and a conducting layer formed on said diffusion barrier layer, said conducting layer selected from at least one of the group of materials consisting of tungsten and molybdenum wherein said diffusion barrier layer and said conducting layer having a sidewall barrier comprised of SiN x .
Claim 2
Dependent Claim
95 words
A semiconductor stack formed on a substrate, said stack comprising: a gate oxide layer formed on said substrate; a poly-silicon layer formed on said gate layer oxide, wherein said poly-silicon layer and said gate oxide layer have an oxide sidewall; a diffusion barrier layer formed on said poly-silicon layer; and a conducting layer formed on said diffusion barrier layer, said conducting layer selected from at least one of the group of materials consisting of tungsten and molybdenum wherein said diffusion barrier layer and said conducting layer having a sidewall barrier comprised of SiN x .
Claim 3
Dependent Claim
16 words
The stack of claim 1 further comprising a SiN x layer formed on said conducting layer.
Claim 4
Dependent Claim
38 words
The stack of claim 1 wherein said sidewall barrier provides a hard mask for the etching stopping on or in a poly-silicon region and a gate oxide region to form said poly-silicon layer and said gate oxide layer.
Claim 5
Dependent Claim
151 words
A semiconductor stack including a conducting layer in an integrated circuit electrode rate stack, said conducting layer selected from at least one of the materials of the croup consisting of tungsten and molybdenum, said stack formed steps of: forming on a substrate, in order, a rate insulating layer, a poly-silicon layer, a diffusion barrier layer, a conducting layer, a Si x N 4 (x>3) layer, and a photoresist layer; removing portions of said layers, where photoresist is not present at least to said poly-silicon layer, to form a first stack of layers; forming a sidewall region of a material from a group of materials including Si 3 N 4 , SiO 2 , and Si.sub.(2x+1) N 4x O.sub.(2-2x) (where x=0→1); removing material from said electrode rate stack to said substrate where said first stack and sidewall region are not present; and re-oxidizing said exposed poly-silicon layer and said gate oxide layer.
Claim 6
Dependent Claim
151 words
A semiconductor stack including a conducting layer in an integrated circuit electrode rate stack, said conducting layer selected from at least one of the materials of the croup consisting of tungsten and molybdenum, said stack formed steps of: forming on a substrate, in order, a rate insulating layer, a poly-silicon layer, a diffusion barrier layer, a conducting layer, a Si x N 4 (x>3) layer, and a photoresist layer; removing portions of said layers, where photoresist is not present at least to said poly-silicon layer, to form a first stack of layers; forming a sidewall region of a material from a group of materials including Si 3 N 4 , SiO 2 , and Si.sub.(2x+1) N 4x O.sub.(2-2x) (where x=0→1); removing material from said electrode rate stack to said substrate where said first stack and sidewall region are not present; and re-oxidizing said exposed poly-silicon layer and said gate oxide layer.
Claim 7
Dependent Claim
70 words
A stack structure comprising: a substrate; a poly-silicon layer formed on said substrate; a sidewall oxide formed on a wall of said poly-silicon layer; a conducting layer on said poly-silicon layer, said conducting layer selected from at least one of the group of materials consisting of tungsten and molybdenum; and a sidewall material formed on a wall of said conducting layer, said sidewall material consisting of SiN x (where x=1≧2).
Claim 8
Dependent Claim
70 words
A stack structure comprising: a substrate; a poly-silicon layer formed on said substrate; a sidewall oxide formed on a wall of said poly-silicon layer; a conducting layer on said poly-silicon layer, said conducting layer selected from at least one of the group of materials consisting of tungsten and molybdenum; and a sidewall material formed on a wall of said conducting layer, said sidewall material consisting of SiN x (where x=1≧2).
Claim 9
Dependent Claim
32 words
The stack structure of claim 5 further comprising a gate insulating layer between said substrate and said poly-silicon layer, said oxide layer also formed on a wall of said gate insulating layer.
Claim 10
Dependent Claim
32 words
The stack structure of claim 5 further comprising a diffusion barrier layer between said poly-silicon layer and said conducting layer, said sidewall material formed on a wall of said diffusion barrier layer.
References Cited (Backward Citations)
US4954867A
Cited
US4869781A
Cited
US5034789A
Cited
US5258645A
Cited
US5097301A
Cited
US5319229A
Cited
US5319230A
Cited
US5311049A
Cited
US5341016A
Cited
US5473179A
Cited
US5606192A
Cited
US5619051A
Cited
US5600165A
Cited
US5616948A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-17 | 2002-02-16 | 2002-08-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-17 | 2006-02-16 | 2006-08-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-17 | 2010-02-16 | 2010-08-18 | $7700.00 | Window Closed / Lapsed |