US5793997A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interface architecture for connection to a peripheral component interconnect bus
Assignee: Hewlett Packard Development Co LP
•
Filing: 1996-01-11
•
Granted: 1998-08-11
•
Expires: 2016-01-11
Abstract
Abstract A data processing system includes a first bus which couples a processor and other components and is configured to operate in accord with a standard protocol. Plural functional modules, each performing a function required by the data processing system are coupled to a second bus. The second bus includes dedicated read/write enable lines for each functional module and plural data lines coupled in common to all functional modules. A bridge module includes a controller which is coupled between the first and second busses. The controller is responsive to a read or write command received from the processor, to apply a logic signal to the read/write enable circuits coupled to a functional module designated by the received command. The functional module responds by either providing the requested data onto the data lines of the second bus or receiving data from the second bus into the functional module, as the case may be. The dedicated read/write enable lines for each functional module allow plural functional modules to be attached to the second bus and to be controlled, without requiring special configuration of command inputs from the first bus. Direct memory accesses are also enabled, both to and from the functional modules.
Inventors
- 👤 Randall Don Briggs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 04:11
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027; G06F13/14; G06F13/20; G06F13/28
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
173 words
A data processing system including a processor and random access memory (RAM), said data processing system further comprising: first bus means configured to operate in accord with a standard protocol, coupled to said processor; plural functional modules, each for performing a function required by said data processing system; second bus means coupled to each of said plural functional modules and including a dedicated read/write control circuit connected to each of said functional modules and plural data lines coupled in common to all said functional modules; and bridge module means coupled between said first bus means and second bus means and including control means responsive to a command from said first bus means to write data to a designated functional module, to apply a write control signal to the dedicated read/write circuit connected to said designated functional module and to further apply data to be written to said plural data lines, said designated functional module responding to said write control signal by writing said data into a register resident in said designated functional module.
Claim 2
Dependent Claim
173 words
A data processing system including a processor and random access memory (RAM), said data processing system further comprising: first bus means configured to operate in accord with a standard protocol, coupled to said processor; plural functional modules, each for performing a function required by said data processing system; second bus means coupled to each of said plural functional modules and including a dedicated read/write control circuit connected to each of said functional modules and plural data lines coupled in common to all said functional modules; and bridge module means coupled between said first bus means and second bus means and including control means responsive to a command from said first bus means to write data to a designated functional module, to apply a write control signal to the dedicated read/write circuit connected to said designated functional module and to further apply data to be written to said plural data lines, said designated functional module responding to said write control signal by writing said data into a register resident in said designated functional module.
Claim 3
Dependent Claim
100 words
The data processing system as recited in claim 1, wherein said control means is responsive to a command received over said first bus means to read to a given address, stored data from a designated functional module, to apply a read control signal to the dedicated read/write circuit connected to said designated functional module, said designated functional module responding to said read control signal by applying said stored data to said plural data lines, said control means causing said stored data to be transferred from said plural data lines to said first bus means for transmission to said given address.
Claim 4
Dependent Claim
108 words
The data processing system as recited in claim 2, wherein said bridge module further comprises: configuration module means for identifying at least a subset of functional modules coupled to said second bus means, said configuration module means coupled to said second bus means and connected by a dedicated read/write circuit to said control means, said configuration module means responsive to a control signal applied to said dedicated read/write circuit and an address applied to said second bus means by said control means which identifies at least one of said subset of functional modules, to indicate to said control means an identity of the functional module which is addressed.
Claim 5
Dependent Claim
26 words
The data processing system as recited in claim 3, wherein said standard protocol is Peripheral Component Interconnect (PCI), which is implemented under control of said processor.
Claim 6
Dependent Claim
36 words
The data processing system as recited in claim 4, wherein said plural functional modules, said second bus means, said control means and said configuration module means are all configured on an Application Specific Integrated Circuit (ASIC).
References Cited (Backward Citations)
US4641261A
Cited
EP0382342A2
Cited
EP0627688A1
Cited
EP0629955A1
Cited
GB2286910A
Cited
WO1996017303A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-10 | 2002-02-09 | 2002-08-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-10 | 2006-02-09 | 2006-08-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-10 | 2010-02-09 | 2010-08-11 | $7700.00 | Window Closed / Lapsed |