← Back to Patent Explorer
US5790833A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit, having microprocessor and telephony peripheral circuitry, having capability of being placed in partial emulation mode

Assignee: Microsemi Semiconductor US Inc
•
Filing: 1997-04-21
•
Granted: 1998-08-04
•
Expires: 2017-04-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An in-circuit emulation capability mode incorporated in an integrated circuit. The in-circuit emulation capability mode disables the microcontroller of the integrated circuit and allows use of an external in-circuit emulator device to test and debug the integrated circuit without the necessity of physically replacing the microcontroller with in-circuit emulator hardware. The in-circuit emulation capability mode is suitable for any integrated circuit, however, it has been found that integrated circuits incorporating an in-circuit emulation capability mode are especially suitable for incorporation into the base and handset units of a cordless telephone that integrates the speech, control channels, and microcontroller portions of a modem, and the man-machine interface functions of a cordless telephone.

Inventors

  • 👤 Dale E. Gulick
  • 👤 Joseph William Peterson
  • 👤 Munehiro Yoshikawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 14:22
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3656; G06F11/3652; H; H04; H04M; H04M1/00; H04M1/72; H04M1/725

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 181 words
An integrated circuit (IC) comprising: a microcontroller having input/output (I/O) ports, each I/O port having I/O lines mapped for use according to a desired function; interrupt controller circuitry electronically connected to said microcontroller internal to said IC at a specific I/O port having I/O lines mapped for an interrupt function; keypad scanner circuitry having external IC connections and being electrically connected to said interrupt controller internal to said IC; and means for setting said integrated circuit in at least one of a normal mode and an in-circuit emulation mode, wherein during the in-circuit emulation mode (i) the I/O ports of said microcontroller are held at high impedance and internal IC connections to the I/O ports of said microcontroller which are not routed off-chip for use during the normal operation mode are routed off-chip as multiplexed internal IC connections for use during the in-circuit emulation mode and (ii) said interrupt controller circuitry is adapted to respond to a first signal from said keypad scanner circuitry and then provide a second signal to an external in-circuit emulator via a multiplexed internal IC connection.
Claim 2
Dependent Claim 181 words
An integrated circuit (IC) comprising: a microcontroller having input/output (I/O) ports, each I/O port having I/O lines mapped for use according to a desired function; interrupt controller circuitry electronically connected to said microcontroller internal to said IC at a specific I/O port having I/O lines mapped for an interrupt function; keypad scanner circuitry having external IC connections and being electrically connected to said interrupt controller internal to said IC; and means for setting said integrated circuit in at least one of a normal mode and an in-circuit emulation mode, wherein during the in-circuit emulation mode (i) the I/O ports of said microcontroller are held at high impedance and internal IC connections to the I/O ports of said microcontroller which are not routed off-chip for use during the normal operation mode are routed off-chip as multiplexed internal IC connections for use during the in-circuit emulation mode and (ii) said interrupt controller circuitry is adapted to respond to a first signal from said keypad scanner circuitry and then provide a second signal to an external in-circuit emulator via a multiplexed internal IC connection.
Claim 3
Dependent Claim 42 words
The integrated circuit of claim 1, wherein said integrated circuit further comprises: a reset pin; and a tri-level input pin for triggering said means for setting said integrated circuit in at least one of said normal mode and said in-circuit emulation mode.
Claim 4
Dependent Claim 44 words
The integrated circuit of claim 1, further comprising a clock input wherein said clock input is electrically connected to said micro controller and wherein said clock input is routed away from said micro controller when said integrated circuit is in said in-circuit emulation mode.
Claim 5
Dependent Claim 27 words
The integrated circuit of claim 1, wherein said integrated circuit includes a watchdog timer which is disabled when said integrated circuit is in said in-circuit emulation mode.
Claim 6
Dependent Claim 67 words
The integrated circuit of claim 1, wherein said integrated circuit includes at least one address bus control signal connection and at least one data bus control signal connection, at least one of said at least one address bus control or of said at least one data bus control signal becoming an input connection to said integrated circuit when said integrated circuit is in said in-circuit emulation mode.
Claim 7
Dependent Claim 61 words
The integrated circuit of claim 1, further comprising at least one I/O port electrically connected to said micro controller when said integrated circuit is not in said in-circuit emulation mode, said at least one I/O port adapted to be electrically routed away from said micro controller to said external in-circuit emulator when said integrated circuit is in said in-circuit emulation mode.
Claim 8
Dependent Claim 77 words
The integrated circuit of claim 1, further comprising a clock circuit electrically connected to at least one of a first timer input and a second timer input, said clock circuit having an output signal being electrically routed to said micro controller when said integrated circuit is in said in-circuit emulation mode and said clock circuit's said output signal being electrically routed away from said micro controller when said integrated circuit is not in said in-circuit emulation mode.
Claim 9
Dependent Claim 230 words
An integrated circuit (IC) comprising: an input pin having at least two states, a first of said states being for setting said integrated circuit in a normal operation mode, a second of said states being for setting said integrated circuit in an in-circuit emulation mode; a microcontroller having input/output (I/O) ports adapted to be disabled and electrically connected to an external in-circuit emulator when said integrated circuit is in said in-circuit emulation mode, each I/O port having I/O lines mapped for use according to a desired function; interrupt controller circuitry electrically connected to said microcontroller internal to said IC at a specific I/O port having I/O lines mapped for an interrupt function, wherein during the in-circuit emulation mode (i) the I/O ports of said microcontroller are held at high impedance and internal IC connections to the I/O ports of said microcontroller which are not routed off-chip for use during the normal operation mode are routed off-chip as multiplexed internal IC connections for use during the in-circuit emulation mode and (ii) said interrupt controller circuitry is adapted to provide interrupt signals routed off-chip to the external in-circuit emulator via the multiplexed internal IC connections; and peripheral circuitry on said integrated circuit, said peripheral circuitry including at least an audio interface, said peripheral circuitry adapted to remain enabled when said integrated circuit is in said normal mode and said in-circuit emulation mode.
Claim 10
Dependent Claim 230 words
An integrated circuit (IC) comprising: an input pin having at least two states, a first of said states being for setting said integrated circuit in a normal operation mode, a second of said states being for setting said integrated circuit in an in-circuit emulation mode; a microcontroller having input/output (I/O) ports adapted to be disabled and electrically connected to an external in-circuit emulator when said integrated circuit is in said in-circuit emulation mode, each I/O port having I/O lines mapped for use according to a desired function; interrupt controller circuitry electrically connected to said microcontroller internal to said IC at a specific I/O port having I/O lines mapped for an interrupt function, wherein during the in-circuit emulation mode (i) the I/O ports of said microcontroller are held at high impedance and internal IC connections to the I/O ports of said microcontroller which are not routed off-chip for use during the normal operation mode are routed off-chip as multiplexed internal IC connections for use during the in-circuit emulation mode and (ii) said interrupt controller circuitry is adapted to provide interrupt signals routed off-chip to the external in-circuit emulator via the multiplexed internal IC connections; and peripheral circuitry on said integrated circuit, said peripheral circuitry including at least an audio interface, said peripheral circuitry adapted to remain enabled when said integrated circuit is in said normal mode and said in-circuit emulation mode.
Claim 11
Dependent Claim 16 words
The integrated circuit of claim 8, wherein said peripheral circuitry further comprises a timing frame formatter.
Claim 12
Dependent Claim 15 words
The integrated circuit of claim 8, wherein said peripheral circuitry further comprises a transmit modem.
Claim 13
Dependent Claim 15 words
The integrated circuit of claim 8, wherein said peripheral circuitry further comprises a keypad scanner.
Claim 14
Dependent Claim 19 words
The integrated circuit of claim 8, wherein said peripheral circuitry further comprises a codec circuit and an ADCPM circuit.
Claim 15
Dependent Claim 22 words
The integrated circuit of claim 8, wherein said input pin has three states, a third of said states being a test mode.

References Cited (Backward Citations)

US4441154A Cited
US4670838A Cited
US4674089A Cited
US4809167A Cited
US5101498A Cited
US4939637A Cited
US5175845A Cited
US5053949A Cited
US5226047A Cited
US5237692A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-08-03 2002-02-02 2002-08-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-08-03 2006-02-02 2006-08-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-08-03 2010-02-02 2010-08-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag