US5757226A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reference voltage generating circuit having step-down circuit outputting a voltage equal to a reference voltage
Assignee: Fujitsu Semiconductor Ltd
•
Filing: 1996-09-30
•
Granted: 1998-05-26
•
Expires: 2016-09-30
Abstract
Abstract A semiconductor integrated circuit device includes a reference voltage generating circuit outputting a reference voltage from a step-up voltage, a step-up circuit stepping up the reference voltage within a range lower than an external power supply voltage and thus outputting the above step-up voltage, a step-down circuit stepping down the external power supply voltage and thus outputting a step-down voltage equal to the reference voltage, and an internal circuit receiving, as a power supply voltage thereof, the step-down voltage.
Inventors
- 👤 Toyonobu Yamada
- 👤 Tetsuya Endo
- 👤 Takaaki Suzuki
- 👤 Hirohiko Mochizuki
- 👤 Masao Taguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 19:37
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/14; G11C5/148; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/465; H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/853
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
118 words
A semiconductor integrated circuit device comprising: a reference voltage generating circuit outputting a reference voltage from a step-up voltage provided as a supply voltage to said reference voltage generating circuit; a step-up circuit, connected to said reference voltage generating circuit and an external power supply voltage, stepping up the reference voltage within a range lower than the external power supply voltage and thus outputting said step-up voltage as a supply voltage to said reference voltage generating circuit; a buffer amplifier circuit, connected to said reference voltage generating circuit, outputting a buffered voltage in accordance with said reference voltage; and an internal circuit, connected to said buffer amplifier circuit, receiving, as a power supply voltage thereof, the buffered voltage.
Claim 2
Dependent Claim
118 words
A semiconductor integrated circuit device comprising: a reference voltage generating circuit outputting a reference voltage from a step-up voltage provided as a supply voltage to said reference voltage generating circuit; a step-up circuit, connected to said reference voltage generating circuit and an external power supply voltage, stepping up the reference voltage within a range lower than the external power supply voltage and thus outputting said step-up voltage as a supply voltage to said reference voltage generating circuit; a buffer amplifier circuit, connected to said reference voltage generating circuit, outputting a buffered voltage in accordance with said reference voltage; and an internal circuit, connected to said buffer amplifier circuit, receiving, as a power supply voltage thereof, the buffered voltage.
Claim 3
Dependent Claim
37 words
The semiconductor integrated circuit device as claimed in claim 1, further comprising a switching element selectively supplying, as a power supply voltage of said reference voltage generating circuit, the step-up voltage to the reference voltage generating circuit.
Claim 4
Dependent Claim
94 words
The semiconductor integrated circuit device as claimed in claim 2, wherein: said switching element has a control terminal receiving a control signal; the switching element applies the step-up voltage to the reference voltage generating circuit in a first mode of operation of the semiconductor integrated circuit device; and the switching element prevents the step-up voltage from being applied to the reference voltage generating circuit in a second mode of operation to thereby allow an external reference voltage to be applied to the buffer amplifier circuit in order to test the semiconductor integrated circuit device.
Claim 5
Dependent Claim
47 words
The semiconductor integrated circuit device as claimed in claim 2, further comprising a starter circuit supplying a predetermined voltage to the switching element when a power supply to the semiconductor integrated circuit device is turned on, so that the reference voltage generating circuit can be immediately initiated.
Claim 6
Dependent Claim
74 words
The semiconductor integrated circuit device as claimed in claim 2, wherein said switching element comprises: a field effect transistor having a first terminal receiving the step-up voltage, a second terminal applying the step-up voltage to the reference voltage generating circuit, and a third terminal receiving the control signal; and a resistor having a first end connected to the third terminal of the field effect transistor, and a second end connected to a predetermined potential.
Claim 7
Dependent Claim
69 words
The semiconductor integrated circuit device as claimed in claim 5, wherein: said first field effect transistor is a p-channel field effect transistor; the first, second and third terminals of the field effect transistor correspond to a source, a drain and a gate of said p-channel field effect transistor; and said predetermined potential corresponds to a ground level, and the external power supply voltage is higher than the ground level.
Claim 8
Dependent Claim
93 words
The semiconductor integrated circuit device as claimed in claim 4, wherein said starter circuit comprises: a first n-channel field effect transistor of a depletion type having a drain receiving the external power supply voltage, a source being grounded via a first resistor, and a gate grounded; and a second n-channel field effect transistor of a depletion type having a drain receiving the external power supply voltage, a source connected to the switching element and grounded via a second resistor, and a gate connected to the drain of the first n-channel field effect transistor.
Claim 9
Dependent Claim
102 words
The semiconductor integrated circuit device as claimed in claim 4, wherein said starter circuit comprises: a first n-channel field effect transistor of a depletion type having a drain receiving the external power supply voltage, a source being grounded via a first resistor, and a gate grounded; and a second n-channel field effect transistor of a depletion type having a drain receiving the external power supply voltage, a source connected to the source of a p-channel field effect transistor of the switching element and grounded via a second resistor, and a gate connected to the drain of the first n-channel field effect transistor.
Claim 10
Dependent Claim
35 words
The semiconductor Integrated circuit device as claimed in claim 7, wherein back bias voltages of the first and second n-channel field effect transistors are connected to source voltages thereof so as to be equal thereto.
Claim 11
Dependent Claim
29 words
The semiconductor integrated circuit device as claimed in claim 8, wherein back bias voltages of the first and second n-channel field effect transistors are equal to source voltages thereof.
Claim 12
Dependent Claim
100 words
The semiconductor integrated circuit device as claimed in claim 1, wherein said step-up circuit comprises: a first p-channel field effect transistor of an enhancement type having a drain being grounded, a source connected to a first resistor to which the external power supply voltage is applied, and a gate receiving the reference voltage; and a first n-channel field effect transistor of a depletion type having a drain receiving the external power supply voltage, a source connected to the switching element and grounded via a second resistor, and a gate connected to the source of the first p-channel field effect transistor.
Claim 13
Dependent Claim
85 words
The semiconductor integrated circuit device as claimed in claim 1, wherein: said step-up circuit comprises a plurality of field effect transistors cascaded; a first one of the plurality of field effect transistors located at a first stage has a gate receiving the reference voltage; a second one of the plurality of field effect transistors located at a final stage has a terminal via which the step-up voltage is output; and the step-up voltage is based on threshold voltages of the plurality of field effect transistors.
Claim 14
Dependent Claim
41 words
The semiconductor integrated circuit device as claimed in claim 1, further comprising a terminal receiving an external reference voltage, and further comprising an electrically shielded connector for connecting the external reference voltage to the step-up circuit and the buffer amplifier circuit.
Claim 15
Dependent Claim
26 words
The semiconductor integrated circuit device as claimed in claim 13, further comprising shield patterns which electrically shield said line and are set to a ground level.
References Cited (Backward Citations)
US4064448A
Cited
JPS63265524A
Cited
US5103158A
Cited
US5132565A
Cited
US5180988A
Cited
US5352973A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-25 | 2001-11-24 | 2002-05-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-25 | 2005-11-24 | 2006-05-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-25 | 2009-11-24 | 2010-05-26 | $7700.00 | Window Closed / Lapsed |