US5756392A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of formation of polycide in a semiconductor IC device
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1997-01-22
•
Granted: 1998-05-26
•
Expires: 2017-01-22
Abstract
Abstract An method for the formation of polycide used for the gate electrode or interconnection metallization in semiconductor integrated circuit devices has been developed. The polycide is formed from doped amorphous silicon deposited from SiH 4 and PH 3 and tungsten silicide deposited from dichlorosilane (SiH 2 Cl 2 and WF 6 , followed by conventional RIE patterning. The key feature, annealing of the polycide structure by a combination of RTA (Rapid Thermal Anneal) in a nitrogen ambient, and then a furnace anneal in an oxygen ambient prevents deleterious sidewall growth on the polycide structure and results in a highly manufacturable process having high yield.
Inventors
- 👤 Hsiang-Fan Lu
- 👤 Jhon-Jhy Liaw
- 👤 Chih-Ming Chen
- 👤 Bu-Fang Chen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 00:45
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/066; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; H10D64/01332; H10D64/01336; H10D64/01338; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10D64/01342
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
89 words
A method of fabrication of a tungsten polycide interconnection structure over an oxide layer in an integrated circuit comprising the steps of: providing said oxide layer on the surface of a semiconductor substrate; depositing a layer of doped amorphous silicon; depositing a tungsten silicide layer on said layer of doped amorphous silicon to form tungsten polycide; patterning of said tungsten polycide to form the tungsten polycide interconnection structure; and annealing said tungsten polycide interconnection structure by RTA (Rapid Thermal Anneal) in nitrogen, followed by a furnace anneal in oxygen.
Claim 2
Independent Claim
89 words
A method of fabrication of a tungsten polycide interconnection structure over an oxide layer in an integrated circuit comprising the steps of: providing said oxide layer on the surface of a semiconductor substrate; depositing a layer of doped amorphous silicon; depositing a tungsten silicide layer on said layer of doped amorphous silicon to form tungsten polycide; patterning of said tungsten polycide to form the tungsten polycide interconnection structure; and annealing said tungsten polycide interconnection structure by RTA (Rapid Thermal Anneal) in nitrogen, followed by a furnace anneal in oxygen.
Claim 3
Dependent Claim
42 words
The method of claim 1, wherein said layer of doped amorphous silicon is deposited using LPCVD processing of SiH 4 and PH 3 , at a temperature between about 560° and 580° C., to a thickness between about 900 and 1100 Angstroms.
Claim 4
Dependent Claim
44 words
The method of claim 1, wherein said tungsten silicide layer is deposited using LPCVD processing of dichlorosilane (SiH 2 Cl 2 ) and WF 6 , at a temperature between about 540° and 560° C., to a thickness between about 1200 and 1300 Angstroms.
Claim 5
Dependent Claim
65 words
The method of claim 1, wherein the annealing of said tungsten polycide interconnection structure is by RTA (Rapid Thermal Anneal) in nitrogen, at a temperature between about 790° and 810° C., for a time between about 30 and 40 sec.; followed by a furnace anneal in oxygen, at a temperature between about 840° and 860° C., for a time between about 40 and 50 min.
Claim 6
Independent Claim
149 words
A method of fabrication of a tungsten polycide interconnection structure over an oxide layer in an integrated circuit comprising the steps of: providing said oxide layer on the surface of a semiconductor substrate; depositing a layer of doped amorphous silicon using LPCVD processing of SiH 4 and PH 3 , at a temperature between about 560° and 580° C., to a thickness between about 900 and 1100 Angstroms: depositing a tungsten silicide layer on said layer of doped amorphous silicon to form tungsten polycide, using LPCVD processing of dichlorosilane (SIH 2 CL 2 ) and WF 6 , at a temperature between about 540° and 560° C., to a thickness between about 1200 and 1300 Angstroms; patterning of said tungsten polycide to form the tungsten polycide interconnection structure; and annealing said tungsten polycide interconnection structure by RTA (Rapid Thermal Anneal) in nitrogen followed by a furnace anneal in oxygen.
Claim 7
Independent Claim
149 words
A method of fabrication of a tungsten polycide interconnection structure over an oxide layer in an integrated circuit comprising the steps of: providing said oxide layer on the surface of a semiconductor substrate; depositing a layer of doped amorphous silicon using LPCVD processing of SiH 4 and PH 3 , at a temperature between about 560° and 580° C., to a thickness between about 900 and 1100 Angstroms: depositing a tungsten silicide layer on said layer of doped amorphous silicon to form tungsten polycide, using LPCVD processing of dichlorosilane (SIH 2 CL 2 ) and WF 6 , at a temperature between about 540° and 560° C., to a thickness between about 1200 and 1300 Angstroms; patterning of said tungsten polycide to form the tungsten polycide interconnection structure; and annealing said tungsten polycide interconnection structure by RTA (Rapid Thermal Anneal) in nitrogen followed by a furnace anneal in oxygen.
Claim 8
Dependent Claim
65 words
The method of claim 5, wherein said annealing of said tungsten polycide interconnection structure comprises the steps of: RTA (Rapid Thermal Anneal) in nitrogen, at a temperature between about 790° and 810° C., for a time between about 30 and 40 sec; and furnace anneal in oxygen, at a temperature between about 840° and 860° C., for a time between about 40 and 50 min.
References Cited (Backward Citations)
US4443930A
Cited
US4833099A
Cited
US5234850A
Cited
US5306951A
Cited
US5382533A
Cited
US5364803A
Cited
US5434096A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-25 | 2001-11-24 | 2002-05-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-25 | 2005-11-24 | 2006-05-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-25 | 2009-11-24 | 2010-05-26 | $7700.00 | Window Closed / Lapsed |