US5751632A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for and method of sensing data of multi-bit memory cell
Assignee: SK Hynix Inc
•
Filing: 1997-05-07
•
Granted: 1998-05-12
•
Expires: 2017-05-07
Abstract
Abstract A device for and method of sensing data of a multi-bit memory cell includes a memory cell having a gate, a source and a drain, the memory cell being programmed with at least two voltage levels, a voltage generator coupled to the memory cell and providing the gate of the memory cell with a voltage, the voltage being increased linearly, a sensing amplifier coupled to the memory cell and generating a sensing signal when a drain voltage of the memory cell is lower than a reference voltage, a voltage detector coupled to the sensing amplifier and the voltage generator and detecting synchronously a gate voltage of the memory cell with the sensing signal of the sensing amplifier, andan A/D converter coupled to the voltage detector and translating the gate voltage detected in the voltage detector into a digital value.
Inventors
- 👤 Woong Lim Choi
- 👤 Kyeong Man Ra
- 👤 Kyung Myung Hur
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 12:42
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C11/5642; G11C7/00; G11C7/06
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
136 words
A data sensing device of a multi-bit memory cell comprising: a memory cell having a gate, a source and a drain, the memory cell being programmed with at least two voltage levels; a voltage generator coupled to the memory cell and providing the gate of the memory cell with a voltage, the voltage being increased linearly; a sensing amplifier coupled to the memory cell and generating a sensing signal when a drain voltage of the memory cell is lower than a reference voltage; a voltage detector coupled to the sensing amplifier and the voltage generator and detecting synchronously a gate voltage of the memory cell with the sensing signal of the sensing amplifier; and an A/D converter coupled to the voltage detector and translating the gate voltage detected in the voltage detector into a digital value.
Claim 2
Dependent Claim
136 words
A data sensing device of a multi-bit memory cell comprising: a memory cell having a gate, a source and a drain, the memory cell being programmed with at least two voltage levels; a voltage generator coupled to the memory cell and providing the gate of the memory cell with a voltage, the voltage being increased linearly; a sensing amplifier coupled to the memory cell and generating a sensing signal when a drain voltage of the memory cell is lower than a reference voltage; a voltage detector coupled to the sensing amplifier and the voltage generator and detecting synchronously a gate voltage of the memory cell with the sensing signal of the sensing amplifier; and an A/D converter coupled to the voltage detector and translating the gate voltage detected in the voltage detector into a digital value.
Claim 3
Dependent Claim
144 words
The device according to claim 1, wherein the sensing amplifier comprises: a p-type first transistor having a drain connected to a constant voltage and a source and a gate connected to the drain of the memory cell; an n-type second transistor having a gate connected to the reference voltage and a source connected to a ground terminal; a p-type third transistor having a drain connected to the constant voltage and a gate and a source connected to the drain of the second transistor; a p-type fourth transistor having a drain connected to the constant voltage, a gate connected to the gate of the third transistor, and a source connected to an output terminal; and an n-type fifth transistor having a drain connected to the output terminal, a gate connected to the drain of the memory cell, and a source connected to the ground terminal.
Claim 4
Dependent Claim
67 words
The device according to claim 1, wherein the voltage detector comprises: an inverter inverting an output signal of the sensing amplifier; a switching device coupled to the inverter and switching an output voltage of the voltage generator according to the output signals of the sensing amplifier and the inverter and generating a detected signal; and a capacitor coupled to the switching device and smoothing the detected signal.
Claim 5
Dependent Claim
134 words
The device according to claim 1, wherein the A/D converter comprises: a first switch switching a plurality of constant voltages in response to an output signal of the voltage detector; a second switch coupled to the first switch and switching the plurality of constant voltages generated from the first switch to a respective ground terminals in response to an output signal of the reference voltage generator; a reference voltage generator coupled to the second switch and providing a plurality of reference voltages, the reference voltages proportionally varying in magnitude; a latch coupled to the first switch and latching the respective constant voltages generated from the first switch using an output signal of the sensing amplifier as a clock signal; and an encoder coupled to the latch and encoding an output signal of the latch.
Claim 6
Dependent Claim
37 words
The device according to claim 4, wherein the latch comprises a plurality of flip-flops for latching signals from the first switch and first and second inverters coupled to the flip-flops and connected to each other in series.
Claim 7
Dependent Claim
21 words
The device according to claim 4, wherein the encoder comprises an exclusive OR gate, an NAND gate, and an OR gate.
Claim 8
Dependent Claim
31 words
The device according to claim 5, wherein the reference voltage generator, the first and second switches, and the latch generate and latch 2 N signals when sensing data of N bits.
Claim 9
Dependent Claim
78 words
A data sensing method of a multi-bit memory cell comprising the steps of: providing a control gate of the memory cell with a voltage, the voltage being increased linearly; comparing a drain voltage of the memory cell with a reference voltage; generating a sensing signal when the drain voltage of the memory cell is lower than the reference voltage; detecting synchronously the control gate voltage with the sensing signal; and converting the detected voltage into a digital value.
Claim 10
Dependent Claim
78 words
A data sensing method of a multi-bit memory cell comprising the steps of: providing a control gate of the memory cell with a voltage, the voltage being increased linearly; comparing a drain voltage of the memory cell with a reference voltage; generating a sensing signal when the drain voltage of the memory cell is lower than the reference voltage; detecting synchronously the control gate voltage with the sensing signal; and converting the detected voltage into a digital value.
Claim 11
Dependent Claim
35 words
The method according to claim 8, further including the step of regulating the speed of sensing and slope of the output voltage in a voltage generator to offset a delay in generating the sensing signal.
Claim 12
Dependent Claim
53 words
The method according to claim 8, further comprising the steps of: providing the control gate of the memory cell with a voltage, the voltage decreased linearly; comparing the drain voltage of the memory cell with a reference voltage; and generating a sensing signal when the drain voltage is higher than the reference voltage.
References Cited (Backward Citations)
US5218569A
Cited
US5261984A
Cited
US5424978A
Cited
US5608669A
Cited
US5508958A
Cited
US5638320A
Cited
US5673221A
Cited
US5566111A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-11 | 2001-11-10 | 2002-05-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-11 | 2005-11-10 | 2006-05-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-11 | 2009-11-10 | 2010-05-12 | $7700.00 | Window Closed / Lapsed |