← Back to Patent Explorer
US5745793A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus having a circular buffer that maintains a one entry gap between elements written to the microprocessor and elements operated on by the clock

Assignee: Seagate Technology LLC
•
Filing: 1995-06-07
•
Granted: 1998-04-28
•
Expires: 2015-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Bandwidth optimization between a microprocessor and a disc drive controller. Method and apparatus are disclosed for synchronizing asynchronous microprocessor writes to synchronous read/write channel operation. In this synchronization, bandwidth of the microprocessor is equal to or greater than the bandwidth of the disc controller. Both no ready line and ready line implementations are described.

Inventors

  • 👤 Sean R. Atsatt
  • 👤 John M. Wright

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 19:45
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G06F3/00; G06F3/06; G06F3/0601; G06F3/0602; G06F3/061; G06F3/0628; G06F3/0655; G06F3/0656; G06F3/0668; G06F3/0671; G06F3/0673; G06F3/0674; G11; G11B; G11B20/00; G11B20/10; G11B20/10009; G11B20/14; G11B20/1403; G11B20/10527; G11B2020/1062; G11B2020/10629; G11B2020/10666

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 224 words
Apparatus comprising: a hard disc drive including disc media for storing data; a disc controller connected for controlling said hard disc drive; a clock connected for running said disc controller, said clock running at a relatively slow variable rate; a microprocessor connected for providing writes into said disc controller, said microprocessor having a maximum operating rate higher than the rate of said clock; and an interface circuit for interfacing said microprocessor to said disc controller, said interface circuit employing a circular buffer having a plurality of elements to be written to, said circular buffer maintaining a one entry gap between ones of said elements which are being written to by said microprocessor and those of said elements which are being operated on by said clock; whereby said interface circuit allows a limited number of back-to-back writes of said microprocessor with zero wait states of said microprocessor at the maximum rate of said microprocessor; whereby said interface circuit allows an unlimited number of writes of said microprocessor with zero wait states of said microprocessor at a rate equal to or less than the rate of said clock; whereby said interface circuit provides a ready line to throttle back the writes of said microprocessor to a rate equal to the current rate, if the writes of said microprocessor occur at a rate faster than said clock.
Claim 2
Dependent Claim 224 words
Apparatus comprising: a hard disc drive including disc media for storing data; a disc controller connected for controlling said hard disc drive; a clock connected for running said disc controller, said clock running at a relatively slow variable rate; a microprocessor connected for providing writes into said disc controller, said microprocessor having a maximum operating rate higher than the rate of said clock; and an interface circuit for interfacing said microprocessor to said disc controller, said interface circuit employing a circular buffer having a plurality of elements to be written to, said circular buffer maintaining a one entry gap between ones of said elements which are being written to by said microprocessor and those of said elements which are being operated on by said clock; whereby said interface circuit allows a limited number of back-to-back writes of said microprocessor with zero wait states of said microprocessor at the maximum rate of said microprocessor; whereby said interface circuit allows an unlimited number of writes of said microprocessor with zero wait states of said microprocessor at a rate equal to or less than the rate of said clock; whereby said interface circuit provides a ready line to throttle back the writes of said microprocessor to a rate equal to the current rate, if the writes of said microprocessor occur at a rate faster than said clock.

References Cited (Backward Citations)

US3699535A Cited
US4468624A Cited
US4430727A Cited
US4527233A Cited
US5544356A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-27 2001-10-27 2002-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-27 2005-10-27 2006-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-27 2009-10-27 2010-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag