US5726583A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable dynamic line-termination circuit
Assignee: CECIL H KAPLINSKY BYPASS TRUST DATED NOVEMBER 11 1999
•
Filing: 1996-07-19
•
Granted: 1998-03-10
•
Expires: 2016-07-19
Abstract
Abstract A dynamic termination circuit is disclosed that has a plurality of parallel termination elements that respond successively to a signal transition and which are selectively enabled and disabled to provide a desired impedance match with a transmission line. Each termination element includes a first dynamic resistive path between a voltage supply line and that termination element's output and a second dynamic resistive path between the termination element output and ground, both resistive paths including field-effect transistors whose control gates are responsive to a signal received from the transmission line via an input to the circuit. For successive response, a series of delay elements are provided between the circuit input and the respective termination circuit elements. For selective enablement, logic gates connected between the termination element inputs and the field-effect transistor control gates have enable inputs receiving user-programmable enable signals for the respective termination elements. In addition to the impedance provided by the main dynamic resistive paths to voltage supply and ground, at least one of the termination elements may have supplemental dynamic resistive paths in parallel with the main paths and responsive to a TRIM bit to allow adjustment of the actual impedance to manufacturing tolerances.
Inventors
- 👤 Cecil H. Kaplinsky
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:56
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/0298
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
143 words
A dynamic termination circuit, comprising a termination circuit input connectable to an end of a transmission line to receive a signal therefrom, a plurality of delay elements connected in series to said termination circuit input, with an output provided after each delay element in said series, a plurality of termination elements with respective inputs connected to a different one of the termination circuit input and the outputs after the delay elements, respective outputs of the termination elements connected to a feedback line connected to the termination circuit input, each termination element including a first dynamic resistive path from a voltage supply line to said output of said termination element and a second dynamic resistive path from said output of said termination element to ground, each dynamic resistive path including a field-effect transistor responsive to a signal on said input of said termination element.
Claim 2
Dependent Claim
143 words
A dynamic termination circuit, comprising a termination circuit input connectable to an end of a transmission line to receive a signal therefrom, a plurality of delay elements connected in series to said termination circuit input, with an output provided after each delay element in said series, a plurality of termination elements with respective inputs connected to a different one of the termination circuit input and the outputs after the delay elements, respective outputs of the termination elements connected to a feedback line connected to the termination circuit input, each termination element including a first dynamic resistive path from a voltage supply line to said output of said termination element and a second dynamic resistive path from said output of said termination element to ground, each dynamic resistive path including a field-effect transistor responsive to a signal on said input of said termination element.
Claim 3
Dependent Claim
68 words
The circuit of claim 1 wherein said first dynamic resistive path comprises a first p-channel transistor and a first resistor, and said second dynamic resistive path comprises a second n-channel transistor and a second resistor, the transistors and resistors all being located in series between said voltage supply line and ground, said output of said termination element being connected to a node between said first and second resistors.
Claim 4
Dependent Claim
76 words
The circuit of claim 1 wherein a first p-channel transistor and a second n-channel transistor are connected in series between said voltage supply line and ground with a node therebetween, and wherein a resistor is connected between said node and said output of said termination element, whereby said first dynamic resistive path comprises said first p-channel transistor and said resistor and said second dynamic resistive path comprises said second p-channel transistor and the same said resistor.
Claim 5
Dependent Claim
52 words
The circuit of claim 1 wherein said termination circuit input comprises an inverter element with an inverter input connectable to said end of said transmission line and connected to said feedback line and with an inverter output connected to said series of delay elements and to a first of said termination elements.
Claim 6
Dependent Claim
79 words
The circuit of claim 1 wherein, for each said termination element, a pair of logic gates are connected between said input of that termination element and control gates of said field-effect transistors of said first and second dynamic resistive paths of that termination element, each logic gate including an enable input receiving a user-programmable enable signal for selectively enabling response of said field-effect transistors of that termination element to a signal received on said input of that termination element.
Claim 7
Dependent Claim
55 words
The circuit of claim 5 wherein said logic gates comprise a NAND gate connected to a p-channel transistor in said first dynamic resistive path and a NOR gate connected to an n-channel transistor in said second dynamic resistive path, the enable inputs of said respective NAND and NOR gates being logically complementary to one another.
Claim 8
Dependent Claim
14 words
The circuit of claim 1 wherein said delay elements comprise a series of resistors.
Claim 9
Dependent Claim
63 words
The circuit of claim 1 wherein, for at least one termination element, each dynamic resistive path of that element has a supplementary resistive current path connected in parallel to and associated with that dynamic resistive path to said respective voltage supply line or ground, each said supplementary resistive current path having a transistor responsive to a user-programmable TRIM bit of the termination circuit.
Claim 10
Dependent Claim
170 words
A programmable termination circuit, comprising a termination circuit input connectable to an end of a transmission line to receive a signal therefrom, and a plurality selectively enabled termination elements with respective inputs connected to receive said signal from said circuit input, respective outputs of the termination elements connected to a feedback line connected to said termination circuit input, each termination element including a first dynamic resistive path from a voltage supply line to said termination element output and a second dynamic resistive path from said termination element output to ground, each dynamic resistive path including a field-effect transistor with a control gate, each termination element also including a pair of logic gates connected between said input of that termination element and said control gates of said field-effect transistors in said respective first and second dynamic resistive paths, each logic gate having an enable input receiving a user-programmable enable signal for selectively enabling response of said field-effect transistors of that termination element to a signal received at said termination element input.
Claim 11
Dependent Claim
170 words
A programmable termination circuit, comprising a termination circuit input connectable to an end of a transmission line to receive a signal therefrom, and a plurality selectively enabled termination elements with respective inputs connected to receive said signal from said circuit input, respective outputs of the termination elements connected to a feedback line connected to said termination circuit input, each termination element including a first dynamic resistive path from a voltage supply line to said termination element output and a second dynamic resistive path from said termination element output to ground, each dynamic resistive path including a field-effect transistor with a control gate, each termination element also including a pair of logic gates connected between said input of that termination element and said control gates of said field-effect transistors in said respective first and second dynamic resistive paths, each logic gate having an enable input receiving a user-programmable enable signal for selectively enabling response of said field-effect transistors of that termination element to a signal received at said termination element input.
Claim 12
Dependent Claim
55 words
The circuit of claim 9 wherein said logic gates comprise a NAND gate connected to a p-channel transistor in said first dynamic resistive path and a NOR gate connected to an n-channel transistor in said second dynamic resistive path, the enable inputs of said respective NAND and NOR gates being logically complementary to one another.
Claim 13
Dependent Claim
68 words
The circuit of claim 9 wherein said first dynamic resistive path comprises a first p-channel transistor and a first resistor, and said second dynamic resistive path comprises a second n-channel transistor and a second resistor, the transistors and resistors all being located in series between said voltage supply line and ground, said output of said termination element being connected to a node between said first and second resistors.
Claim 14
Dependent Claim
76 words
The circuit of claim 9 wherein a first p-channel transistor and a second n-channel transistor are connected in series between said voltage supply line and ground with a node therebetween, and wherein a resistor is connected between said node and said output of said termination element, whereby said first dynamic resistive path comprises said first p-channel transistor and said resistor and said second dynamic resistive path comprises said second p-channel transistor and the same said resistor.
Claim 15
Dependent Claim
63 words
The circuit of claim 9 wherein, for at least one termination element, each dynamic resistive path of that element has a supplementary resistive current path connected in parallel to and associated with that dynamic resistive path to said respective voltage supply line or ground, each said supplementary resistive current path having a transistor response to a user-programmable TRIM bit of the termination circuit.
Claim 16
Dependent Claim
55 words
The circuit of claim 9 further comprising a plurality of delay elements connected in series to said termination circuit input, with an output provided after each delay element in said series, each termination element being connected at its input to a different one of the termination circuit input and the outputs after said delay elements.
Claim 17
Dependent Claim
14 words
The circuit of claim 14 wherein said delay elements comprise a series of resistors.
References Cited (Backward Citations)
US4859877A
Cited
US5343503A
Cited
US5164663A
Cited
US5287022A
Cited
US5329190A
Cited
US5444406A
Cited
US5361038A
Cited
US5479123A
Cited
US5528166A
Cited
US5530377A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-09 | 2001-09-08 | 2002-03-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-09 | 2005-09-08 | 2006-03-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-09 | 2009-09-08 | 2010-03-10 | $7700.00 | Window Closed / Lapsed |