← Back to Patent Explorer
US5706432A Expired / Lapsed US ⏱️ 0.0 years remaining

Mechanism for receiving messages at a coupling facility

Assignee: International Business Machines Corp
•
Filing: 1995-06-07
•
Granted: 1998-01-06
•
Expires: 2015-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Computer system processing complexes which can operate actually or apparently synchronously and in parallel or asynchronously in a network have a coupling facility for sending and receiving commands, responses, and data. The memory for the central processing complexes (which is accessible to each of the processing elements) is provided with storage for messages and data for coupling over a communication channel interface. Each of a plurality of processing elements (CPC) has data objects used to maintain state information for shared data in the coupling facility storage. The coupling facility can receive both message commands and data, sending data and responses to messages, and sending and receiving secondary messages. The processing element accessible memory provides a state information buffer control information operation memory block for describing the hardware communication environment associated with the computer system mechanism for storage of state information pertaining to a communications buffer residing in said coupling facility storage. The communication channel has a set of address registers. The system employs four new instructions, PREPARE CHANNEL BUFFER, SIGNAL CHANNEL BUFFER, MOVE CHANNEL BUFFER DATA, and TEST CHANNEL BUFFER, to enable a coupling facility control program to directly manipulate the address registers and control the flow of data, commands and responses between the coupling-facility storage and communication channels for the central processing elements. This provides a direct interface between the coupling facility and an intersystem communication channel for the receipt of messages and data and the related receiving functions.

Inventors

  • 👤 David Arlen Elko
  • 👤 Gottfried Andreas Goldrian
  • 👤 Steven Neil Goss
  • 👤 Thomas Anthony Gregg
  • 👤 Audrey Ann Helffrich
  • 👤 Joseph Arthur Williams

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 13:42
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/126; G06F15/00; G06F15/16; G06F15/163; G06F15/17

Claims Analysis

Total Claims: 25
Claim 1
Independent Claim 437 words
A computer system mechanism, comprising: a coupling facility for providing a central data storage as well as a bidirectional control and data exchange pathway between a plurality of independent central processing units (CPUs) operating externally of said coupling facility, each one of said plurality of independent CPUs having a main memory, an operating system, and a communications interface form communicating with the coupling facility via an intersystem channel, said coupling facility including within said coupling facility, a plurality of separate coupling facility processors, a plurality of intersystem channels, interfaces for communicating with said plurality of independent CPUs, a coupling facility storage device for storing shared data which may be concurrently and commonly accessed by said plurality of independent CPUs operating externally of said coupling facility, and wherein any of said plurality of independent CPUs may store data in said coupling facility storage device and wherein said stored data may be retrieved by any of said plurality of independent CPUs including any of said plurality of independent CPUs which originally stored said stored data in said coupling facility storage device, a coupling facility memory interface between the coupling facility storage device and said plurality of intersystem channels, and a coupling facility control program for coupling said intersystem channels to said coupling facility storage device over said coupling facility memory interface, said coupling facility storing messages commands and data for coupling a particular intersystem channel and the coupling facility processors, each of which has data objects used to maintain state information for the shared data in the coupling facility storage device, said coupling facility memory interface having means for receiving primary message commands and data from any of said plurality of independent CPUs, for sending data and responses to the primary message commands, for sending secondary message commands originated by the coupling facility, triggered by the primary message commands, and for receiving responses to the secondary message commands from the plurality of independent CPUs, said coupling facility including a state information buffer control information operation memory block within said coupling facility storage device for describing a hardware communication environment associated with the computer system mechanism for storage of state information pertaining to communications buffers residing in said coupling facility memory interface, a set of address registers for said coupling facility memory interface, and wherein is employed, four instructions, PREPARE CHANNEL BUFFER, SIGNAL CHANNEL BUFFER, MOVE CHANNEL BUFFER DATA, and TEST CHANNEL BUFFER, for enabling said coupling facility control program to directly manipulate the address registers and control the flow of the data, message commands and responses directly between the coupling facility storage device and the plurality of independent CPUs.
Claim 2
Dependent Claim 437 words
A computer system mechanism, comprising: a coupling facility for providing a central data storage as well as a bidirectional control and data exchange pathway between a plurality of independent central processing units (CPUs) operating externally of said coupling facility, each one of said plurality of independent CPUs having a main memory, an operating system, and a communications interface form communicating with the coupling facility via an intersystem channel, said coupling facility including within said coupling facility, a plurality of separate coupling facility processors, a plurality of intersystem channels, interfaces for communicating with said plurality of independent CPUs, a coupling facility storage device for storing shared data which may be concurrently and commonly accessed by said plurality of independent CPUs operating externally of said coupling facility, and wherein any of said plurality of independent CPUs may store data in said coupling facility storage device and wherein said stored data may be retrieved by any of said plurality of independent CPUs including any of said plurality of independent CPUs which originally stored said stored data in said coupling facility storage device, a coupling facility memory interface between the coupling facility storage device and said plurality of intersystem channels, and a coupling facility control program for coupling said intersystem channels to said coupling facility storage device over said coupling facility memory interface, said coupling facility storing messages commands and data for coupling a particular intersystem channel and the coupling facility processors, each of which has data objects used to maintain state information for the shared data in the coupling facility storage device, said coupling facility memory interface having means for receiving primary message commands and data from any of said plurality of independent CPUs, for sending data and responses to the primary message commands, for sending secondary message commands originated by the coupling facility, triggered by the primary message commands, and for receiving responses to the secondary message commands from the plurality of independent CPUs, said coupling facility including a state information buffer control information operation memory block within said coupling facility storage device for describing a hardware communication environment associated with the computer system mechanism for storage of state information pertaining to communications buffers residing in said coupling facility memory interface, a set of address registers for said coupling facility memory interface, and wherein is employed, four instructions, PREPARE CHANNEL BUFFER, SIGNAL CHANNEL BUFFER, MOVE CHANNEL BUFFER DATA, and TEST CHANNEL BUFFER, for enabling said coupling facility control program to directly manipulate the address registers and control the flow of the data, message commands and responses directly between the coupling facility storage device and the plurality of independent CPUs.
Claim 3
Dependent Claim 43 words
A computer system mechanism according to claim 1, wherein said coupling facility memory interface provides a direct interface between the coupling facility processors, the coupling facility storage device and an intersystem channel for the sending and receipt of message commands, responses, and data.
Claim 4
Dependent Claim 27 words
A computer system mechanism according to claim 1 wherein a message command is moved by the coupling facility storage device interface directly into the coupling facility memory.
Claim 5
Dependent Claim 31 words
A computer system mechanism according to claim 1 wherein a response to a secondary message command is discarded by an intersystem channel following a signalling of the secondary message command's completion.
Claim 6
Dependent Claim 56 words
A computer system mechanism according to claim 1 wherein execution of a write command by a CPU is enabled to begin prior to the arrival of any data for a write command, or correspondingly, any data on a read command is allowed to begin transfer on a link to a CPU prior to sending a response.
Claim 7
Dependent Claim 44 words
A computer system mechanism according to claim 1 wherein said coupling facility specifies an address for data in a storage structure directly to allow data transfer to be accomplished without the need of a second movement of the data within coupling facility storage device.
Claim 8
Dependent Claim 51 words
A computer system mechanism according to claim 1 wherein said coupling facility specifies an address for data in a storage structure accessible to one of the CPUs directly to allow a data transfer to be accomplished without the need of a second movement of the data within coupling facility storage device.
Claim 9
Dependent Claim 52 words
A computer system mechanism according to claim 1 further comprising, an operating system control program for each of said CPUs, and a coupling facility memory interface for interconnecting said CPUs and said coupling facility storage device for said state information buffer control information operation memory block for describing the hardware communication environment.
Claim 10
Dependent Claim 81 words
A computer system mechanism according to claim 1 further comprising, an operating system control program for each of said CPUs, and a coupling facility memory interface for interconnecting said CPUs and said coupling facility storage device for said state information buffer control information operation memory block for describing the hardware communication environment, including a memory bus adapter and coupling facility channel bus adapters to which are coupled one or more channel busses to which are linked one or more intersystem channels.
Claim 11
Dependent Claim 77 words
A computer system mechanism according to claim 1 wherein said state information buffer control information operation memory block for describing the hardware communication environment stores the location of registers in said coupling facility storage device used to send and receive message commands, and where said coupling facility memory interface includes a plurality of registers used to send and receive message commands, and wherein said PREPARE CHANNEL BUFFER instruction is employed for preparing the transmission of message commands.
Claim 12
Dependent Claim 73 words
A computer system mechanism according to claim 1 wherein said PREPARE CHANNEL BUFFER instruction includes a validity field, a field indicating whether the instruction is for a primary or secondary message command, and a channel path field which identifies the associated channel by number, and a base address which points to a location in the state information buffer control information operation memory block within the coupling facility storage device accessible to a CPU.
Claim 13
Dependent Claim 39 words
A computer system mechanism according to claim 1 wherein said MOVE CHANNEL BUFFER DATA instruction utilizes a specified coupling facility storage device location as a staging area for movement of data between a channel buffer and an expanded storage.
Claim 14
Dependent Claim 36 words
A computer system mechanism according to claim 1 wherein said coupling facility memory interface has a memory bus adapter which includes an active vector and an error state pending vector for association which each intersystem channel.
Claim 15
Dependent Claim 26 words
A computer system mechanism according to claim 1 wherein said intersystem channel determines a location of a physical address for message command storage without program intervention.
Claim 16
Dependent Claim 46 words
A computer system mechanism according to claim 1 wherein a program run by one of said coupling facility processors detects a command activity originating with an intersystem channel, and builds a response and moves a response onto the intersystem channel with a SIGNAL CHANNEL BUFFER instruction.
Claim 17
Dependent Claim 35 words
A computer system mechanism according to claim 1 wherein a program run by one of said coupling facility processors detects data activity originating with an intersystem channel and a secondary message channel instruction is employed.
Claim 18
Dependent Claim 34 words
A computer system mechanism according to claim 1 wherein a primary message command employs a primary channel buffer and when a command arrives at the coupling facility a response is sent as an answer.
Claim 19
Dependent Claim 86 words
A computer system mechanism according to claim 1 wherein a primary message command employs a primary channel buffer and when a message command arrives at the coupling facility a responses is sent as an answer, and when data may be associated with a message command and when data is associated with a message command the message command is a write, and data may be associated with a response for a primary message command and when data is associated with a response the response is a read.
Claim 20
Dependent Claim 39 words
A computer system mechanism according to claim 1 wherein a secondary channel buffer of the coupling facility issues a secondary message command on a secondary buffer and receives a response issued by means of a SIGNAL CHANNEL BUFFER instruction.
Claim 21
Dependent Claim 38 words
A computer system mechanism according to claim 1 wherein a command for discard contains an indicator field indicating that a response is to be discarded, which causes the coupling facility to acknowledge the command and discard the response.
Claim 22
Dependent Claim 37 words
A computer system mechanism according to claim 1 wherein when an error is detected as occurring on link for said coupling facility memory interface, a retry request is made, and an instruction reissued to retry the link.
Claim 23
Dependent Claim 38 words
A computer system mechanism according to claim 1 wherein when an error occurs all command initiation on all coupling facility processors is suspended until the subsequent issuance of a sequence of instructions for a TEST CHANNEL BUFFER operation.
Claim 24
Dependent Claim 56 words
A computer system mechanism according to claim 1 wherein upon receipt of a message command a coupling facility processor scans the coupling facility storage device for intersystem channel activity and any next work to be performed, and when the work is assumed by the coupling facility processor the work is isolated to the coupling facility processor.
Claim 25
Dependent Claim 33 words
A computer system mechanism according to claim 1 wherein when the SIGNAL CHANNEL BUFFER instruction detects a status pending in the state information buffer control information operation memory block the response is discarded.

References Cited (Backward Citations)

US4396983A Cited
US5179665A Cited
US5325492A Cited
US5247616A Cited
US5530844A Cited
US5574945A Cited
US5577211A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-01-05 2001-07-07 2002-01-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-01-05 2005-07-07 2006-01-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-01-05 2009-07-07 2010-01-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag