US5701488A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for restoring a target MCU debug session to a prior state
Assignee: Motorola Solutions Inc
•
Filing: 1995-06-07
•
Granted: 1997-12-23
•
Expires: 2015-06-07
Abstract
Abstract A Target MCU is restored to a Target State. A Host Trace of Debug Commands is preserved as the Target MCU is driven from a known first state to the Target State by executing a series of Debug Commands. The Target MCU is then reinitialized to the known first state. The Debug Commands are read from the Host Trace and sent to a Modular Development System (MDS) for execution by the Target MCU until the Target MCU is again is driven to the Target State.
Inventors
- 👤 Deepak Mulchandani
- 👤 Rand Gray
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 00:41
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/3698
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
187 words
A method for restoring a Debug Session between a Host Debugger and a Target MCU to a previous state, said method comprising the steps of: a) initializing the Target MCU to a Known Initial State; b) providing a First Series of Debug Commands to the Host Debugger; c) transmitting from the Host Debugger to a Station Controller the First Series of Debug Commands given to the Host Debugger; d) executing the First Series of Debug Commands given to the Host Debugger, driving the Target MCU from the Known Initial State to a Target State; e) writing the First Series of Debug Commands given to the Host Debugger into a Command History Trace; f) reinitializing the Target MCU to the Known Initial State; g) reading the First Series of Debug Commands previously written to the Command History Trace; h) transmitting from the Host Debugger to the Station Controller the First Series of Debug Commands read from the Command History Trace; and i) executing the First Series of Debug Commands read from the Command History Trace, driving the Target MCU from the Known Initial State to the Target State.
Claim 2
Independent Claim
187 words
A method for restoring a Debug Session between a Host Debugger and a Target MCU to a previous state, said method comprising the steps of: a) initializing the Target MCU to a Known Initial State; b) providing a First Series of Debug Commands to the Host Debugger; c) transmitting from the Host Debugger to a Station Controller the First Series of Debug Commands given to the Host Debugger; d) executing the First Series of Debug Commands given to the Host Debugger, driving the Target MCU from the Known Initial State to a Target State; e) writing the First Series of Debug Commands given to the Host Debugger into a Command History Trace; f) reinitializing the Target MCU to the Known Initial State; g) reading the First Series of Debug Commands previously written to the Command History Trace; h) transmitting from the Host Debugger to the Station Controller the First Series of Debug Commands read from the Command History Trace; and i) executing the First Series of Debug Commands read from the Command History Trace, driving the Target MCU from the Known Initial State to the Target State.
Claim 3
Dependent Claim
27 words
The method in claim 1 which further comprises the steps of: j) repeating steps (g) to (i) until the Target MCU is driven to a Target State.
Claim 4
Independent Claim
200 words
An apparatus for restoring a Debug Session between a Host Debugger and a Target MCU to a previous state comprising: a) means for initializing the Target MCU to a Known Initial State; b) means for providing a First Series of Debug Commands to the Host Debugger; c) means for transmitting from the Host Debugger to a Station Controller the First Series of Debug Commands given to the Host Debugger; d) means for executing the First Series of Debug Commands given to the Host Debugger, driving the Target MCU from the Known Initial State to a Target State; e) means for writing the First Series of Debug Commands given to the Host Debugger into a Command History Trace; f) means for reinitializing the Target MCU to the Known Initial State; g) means for reading the First Series of Debug Commands previously written to the Command History Trace; h) means for transmitting from the Host Debugger to the Station Controller the First Series of Debug Commands read from the Command History Trace; and i) means for executing the First Series of Debug Commands read from the Command History Trace, driving the Target MCU from the Known Initial State to the Target State.
Claim 5
Independent Claim
200 words
An apparatus for restoring a Debug Session between a Host Debugger and a Target MCU to a previous state comprising: a) means for initializing the Target MCU to a Known Initial State; b) means for providing a First Series of Debug Commands to the Host Debugger; c) means for transmitting from the Host Debugger to a Station Controller the First Series of Debug Commands given to the Host Debugger; d) means for executing the First Series of Debug Commands given to the Host Debugger, driving the Target MCU from the Known Initial State to a Target State; e) means for writing the First Series of Debug Commands given to the Host Debugger into a Command History Trace; f) means for reinitializing the Target MCU to the Known Initial State; g) means for reading the First Series of Debug Commands previously written to the Command History Trace; h) means for transmitting from the Host Debugger to the Station Controller the First Series of Debug Commands read from the Command History Trace; and i) means for executing the First Series of Debug Commands read from the Command History Trace, driving the Target MCU from the Known Initial State to the Target State.
Claim 6
Independent Claim
226 words
An apparatus for restoring a Debug Session between a Host Debugger and a Target MCU to a previous state comprising: a) a computer processor programmed to initialize the Target MCU to a Known Initial State; b) the computer processor programmed to provide a First Series of Debug Commands to the Host Debugger; c) the computer processor programmed to transmit from the Host Debugger to a Station Controller the First Series of Debug Commands given to the Host Debugger; d) the computer processor programmed to execute the First Series of Debug Commands given to the Host Debugger, driving the Target MCU from the Known Initial State to a Target State; e) the computer processor programmed to write the First Series of Debug Commands given to the Host Debugger into a CommandHistory Trace; f) the computer processor programmed to reinitialize the Target MCU to the Known Initial State; g) the computer processor programmed to read the First Series of Debug Commands previously written to the Command History Trace; h) the computer processor programmed to transmit from the Host Debugger to the Station Controller the First Series of Debug Commands read from the Command History Trace; and i) the computer processor programmed to execute the First Series of Debug Commands read from the Command History Trace, driving the Target MCU from the Known Initial State to the Target State.
Claim 7
Independent Claim
226 words
An apparatus for restoring a Debug Session between a Host Debugger and a Target MCU to a previous state comprising: a) a computer processor programmed to initialize the Target MCU to a Known Initial State; b) the computer processor programmed to provide a First Series of Debug Commands to the Host Debugger; c) the computer processor programmed to transmit from the Host Debugger to a Station Controller the First Series of Debug Commands given to the Host Debugger; d) the computer processor programmed to execute the First Series of Debug Commands given to the Host Debugger, driving the Target MCU from the Known Initial State to a Target State; e) the computer processor programmed to write the First Series of Debug Commands given to the Host Debugger into a CommandHistory Trace; f) the computer processor programmed to reinitialize the Target MCU to the Known Initial State; g) the computer processor programmed to read the First Series of Debug Commands previously written to the Command History Trace; h) the computer processor programmed to transmit from the Host Debugger to the Station Controller the First Series of Debug Commands read from the Command History Trace; and i) the computer processor programmed to execute the First Series of Debug Commands read from the Command History Trace, driving the Target MCU from the Known Initial State to the Target State.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-22 | 2001-06-23 | 2001-12-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-22 | 2005-06-23 | 2005-12-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-22 | 2009-06-23 | 2009-12-23 | $7700.00 | Window Closed / Lapsed |