← Back to Patent Explorer
US5659355A Expired / Lapsed US ⏱️ 0.0 years remaining

CCD dark mean level correction circuit employing digital processing and analog subtraction requiring no advance knowledge of dark mean level

Assignee: Eastman Kodak Co
•
Filing: 1994-10-31
•
Granted: 1997-08-19
•
Expires: 2014-10-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital black clamp circuit for calibrating the black level of an image signal produced by an imaging device, such as a CCD sensor. The digital black clamp circuit comprises a source of a video signal having a first interval of black level pixels and a second interval of image pixels; a differential amplifier having first and second inputs and an output, wherein the source is coupled to one of the first and second inputs; an A/D converter coupled to the output of the differential amplifier; a digital signal processor coupled to the A/D for accumulating and averaging digital black level pixels; a D/A converter coupled to the digital signal processor; and a control for selectively uncoupling the D/A converter to the other of the first and second inputs of the differential amplifier during the first interval of the video signal; and for coupling the D/A converter to the other of the first and second inputs during the second interval of the video signal to clamp the image pixels to an average black level.

Inventors

  • 👤 Steven A Barron
  • 👤 Hokon Olav Flogstad
  • 👤 Kurt Van Blessinger

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:56
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/16; H04N5/18; H04N5/185; H04N25/00; H04N25/60; H04N25/63; H04N25/633

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 188 words
A digital black clamp circuit comprising: a source of successive lines of a video signal, each line having a first interval of black level pixels and a second interval of image pixels; a differential amplifier having first and second inputs and an output; wherein said source is coupled to one of said first and second inputs; an analog-to-digital converter (ADC) coupled to said output of said differential amplifier; a digital signal processor coupled to said ADC for accumulating and averaging digital black level pixels in said first interval to produce and average black level signal; a digital-to-analog converter (DAC) coupled to said digital signal processor for converting a digital signal to an analog signal; and a control for controlling said digital signal processor and said digital-to-analog converter to cause said digital signal processor to accumulate and average digital black level pixels in the first interval of line of the video signal and to load an average black value into said DAC during the first interval of a next line of video signal in order to eliminate signal errors due to pipeline delay and settling time of said DAC.
Claim 2
Dependent Claim 188 words
A digital black clamp circuit comprising: a source of successive lines of a video signal, each line having a first interval of black level pixels and a second interval of image pixels; a differential amplifier having first and second inputs and an output; wherein said source is coupled to one of said first and second inputs; an analog-to-digital converter (ADC) coupled to said output of said differential amplifier; a digital signal processor coupled to said ADC for accumulating and averaging digital black level pixels in said first interval to produce and average black level signal; a digital-to-analog converter (DAC) coupled to said digital signal processor for converting a digital signal to an analog signal; and a control for controlling said digital signal processor and said digital-to-analog converter to cause said digital signal processor to accumulate and average digital black level pixels in the first interval of line of the video signal and to load an average black value into said DAC during the first interval of a next line of video signal in order to eliminate signal errors due to pipeline delay and settling time of said DAC.
Claim 3
Dependent Claim 26 words
The circuit of claim 1 wherein said control updates said DAC after first, second, fourth, eighth, and sixteenth lines of each frame of said video signal.

References Cited (Backward Citations)

US5038225A Cited
US4786969A Cited
US4907084A Cited
US4974072A Cited
US5189528A Cited
US5057920A Cited
US5142354A Cited
US5278658A Cited
US5105276A Cited
US5341218A Cited
US5448306A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-08-18 2001-02-17 2001-08-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-08-18 2005-02-17 2005-08-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-08-18 2009-02-17 2009-08-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag