US5654711A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog-to-digital converter with local feedback
Assignee: Asahi Kasei Microsystems Co Ltd
•
Filing: 1995-06-07
•
Granted: 1997-08-05
•
Expires: 2015-06-07
Abstract
Abstract An analog-to-digital converter is provided for converting an analog signal to a digital signal and for maintaining a linear gain relationship therebetween, regardless of the analog input signal full scale voltage. The analog-to-digital converter utilizes oversampling and delta-sigma techniques within a cascaded, multiple order circuit arrangement. A local feedback loop is coupled across the output and input nodes of at least one latter order integrator within the first stage and subsequent stage of the cascaded analog-to-digital converter. The local feedback loop monitors the output from the connected integrator and modifies that output through local feedback to ensure the input level of the second and subsequent stages is optimally maintained. Proper scaling of the latter stages ensures that quantization noise caused by the first stage is cancelled, and that any and all direct noise leakage from the first stage does not enter into the digital signal produced by the noise cancellation circuit.
Inventors
- 👤 Ichiro Fujimori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 21:40
CPC Classifications
H; H03; H03M; H03M3/00; H03M3/30; H03M3/39; H03M3/412; H03M3/414
Claims Analysis
Total Claims: 37
Claim 1
Independent Claim
82 words
A delta-sigma modulator, comprising: first and second integrators coupled in series between an analog input node and an analog output node; a first summing node coupled between the analog input node and the first integrator; a second summing node coupled between the first integrator and the second integrator; and a local feedback loop coupled between the analog output node and said second summing node, wherein said local feedback loop comprises a first quantizer coupled in series with a first reference voltage selector.
Claim 2
Dependent Claim
82 words
A delta-sigma modulator, comprising: first and second integrators coupled in series between an analog input node and an analog output node; a first summing node coupled between the analog input node and the first integrator; a second summing node coupled between the first integrator and the second integrator; and a local feedback loop coupled between the analog output node and said second summing node, wherein said local feedback loop comprises a first quantizer coupled in series with a first reference voltage selector.
Claim 3
Dependent Claim
45 words
The delta-sigma modulator as recited in claim 1, further comprising a multiple order feedback loop coupled between the analog output node and said first summing node, wherein said multiple order feedback loop comprises a second quantizer coupled in series with a second reference voltage selector.
Claim 4
Dependent Claim
33 words
The delta-sigma modulator as recited in claim 1, wherein said local feedback loop is coupled across said second integrator but not across the first integrator on which said analog input node is coupled.
Claim 5
Dependent Claim
24 words
The delta-sigma modulator as recited in claim 1, wherein said first quantizer is adapted to produce a digital signal having two possible logic levels.
Claim 6
Dependent Claim
38 words
The delta-sigma modulator as recited in claim 4, wherein said first reference voltage selector comprises a pair of switches which couple one of two reference voltages upon said second summing node in response to said two logic levels.
Claim 7
Dependent Claim
24 words
The delta-sigma modulator as recited in claim 1, wherein said first quantizer is adapted to produce a digital signal having three possible logic levels.
Claim 8
Dependent Claim
36 words
The delta-sigma modulator as recited in claim 6, wherein said first reference voltage selector comprises three switches which couple one of three reference voltages upon said second summing node in response to said three logic levels.
Claim 9
Dependent Claim
32 words
The delta-sigma modulator as recited in claim 2, further comprising an interstage summing node coupled to the output of said analog output node and the output of said second reference voltage selector.
Claim 10
Dependent Claim
27 words
The delta-sigma modulator as recited in claim 8, wherein said interstage summing node comprises an amplifier having an amplified output with a scaling factor less than one.
Claim 11
Dependent Claim
49 words
The delta-sigma modulator as recited in claim 8, wherein said interstage summing node comprises an amplifier coupled to scale the output of said second reference voltage selector necessary to cause said interstage summing node to produce only quantization noise from said second quantizer less data from said second integrator.
Claim 12
Dependent Claim
49 words
The delta-sigma modulator as recited in claim 8, wherein said interstage summing node comprises an amplifier coupled to scale the output of said second reference voltage selector necessary to cause said interstage summing node to produce only data from said second integrator less quantization noise from said second quantizer.
Claim 13
Dependent Claim
49 words
The delta-sigma modulator as recited in claim 8, wherein said interstage summing node comprises an amplifier coupled to scale the output of said second reference voltage selector necessary to cause said interstage summing node to produce both data from said second integrator and quantization noise from said second quantizer.
Claim 14
Dependent Claim
47 words
The delta-sigma modulator as recited in claim 1, further comprising a third integrator electrically coupled to an output of said first and second integrators, wherein said third integrator is embodied within a second stage, and wherein said first, second and third integrators comprise a cascaded 2:1 arrangement.
Claim 15
Dependent Claim
83 words
The delta-sigma modulator as recited in claim 1, further comprising: third and fourth integrators electrically coupled to an output of said first and second integrators, wherein said third integrator is embodied within a first stage along with the first and second integrators, and wherein the fourth integrator is embodied within a second stage such that said first, second, third and fourth integrators comprise a cascaded 3:1 arrangement; and another local feedback loop coupled across the output and input terminals of said third integrator.
Claim 16
Dependent Claim
51 words
The delta-sigma modulator as recited in claim 1, further comprising third and fourth integrators electrically coupled to an output of said first and second integrators, wherein said third and fourth integrators are embodied within a second stage, and wherein said first, second, third and fourth integrators comprise a cascaded 2:2 arrangement.
Claim 17
Dependent Claim
38 words
The delta-sigma modulator as recited in claim 8, further comprising: a third summing node coupled to the output of said interstage summing node; and at least one third integrator coupled to the output of said third summing node.
Claim 18
Dependent Claim
24 words
The delta-sigma modulator as recited in claim 16, further comprising a third quantizer coupled to the output of said at least one third integrator.
Claim 19
Dependent Claim
30 words
The delta-sigma modulator as recited in claim 16, wherein said third summing node and said at least one third integrator comprises a second stage of a cascaded said delta-sigma modulator.
Claim 20
Dependent Claim
73 words
The delta-sigma modulator as recited in claim 17, further comprising a noise cancellation circuit coupled to receive the output of said first quantizer, the output of said second quantizer and the output of said third quantizer and, upon receipt of said outputs, said noise cancellation circuit is adapted to produce a digital signal which increases linearly in response to a linear increase in an analog input signal placed upon said analog input node.
Claim 21
Dependent Claim
31 words
The delta-sigma modulator as recited in claim 19, wherein the linearity of said digital signal is maintained up to and beyond a full scale peak value of said analog input signal.
Claim 22
Dependent Claim
31 words
The delta-sigma modulator as recited in claim 19, wherein the linearity of said digital signal is measured as a signal-to-noise level plotted as a function of the analog input signal level.
Claim 23
Dependent Claim
105 words
A multiple order, cascaded analog-to-digital converter, comprising: a first stage of at least two primary integrators coupled in series between an analog input node and a first analog output node; at least one local feedback loop, each local feedback loop is coupled across a respective said primary integrator; a second stage of at least one secondary integrator electrically coupled between said first analog output node and a second analog output node; and a noise cancellation circuit coupled to receive during use a quantized signal forwarded from said local feedback loop, forwarded from said first analog output node and forwarded from said second analog output node.
Claim 24
Dependent Claim
105 words
A multiple order, cascaded analog-to-digital converter, comprising: a first stage of at least two primary integrators coupled in series between an analog input node and a first analog output node; at least one local feedback loop, each local feedback loop is coupled across a respective said primary integrator; a second stage of at least one secondary integrator electrically coupled between said first analog output node and a second analog output node; and a noise cancellation circuit coupled to receive during use a quantized signal forwarded from said local feedback loop, forwarded from said first analog output node and forwarded from said second analog output node.
Claim 25
Dependent Claim
37 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, wherein said local feedback loop is coupled across a respective said primary integrator except for the primary integrator on which said analog input node is coupled.
Claim 26
Dependent Claim
38 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, wherein the quantized signal forwarded from said local feedback loop, said first analog output node and said second analog output node is produced from respective oversampling quantizers.
Claim 27
Dependent Claim
135 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, wherein said noise cancellation circuit comprises: a differentiator circuit coupled to receive the quantized signal forwarded from said local feedback loop; a primary noise shaping summing node coupled to receive the quantized signals forwarded from said first and second analog output nodes; a series-connected pair of differentiating circuits coupled to receive the output of said primary noise shaping summing node; a series-connected pair of delay circuits coupled to the output of said differentiator circuit; and a secondary noise shaping summing node coupled to receive the output of said second series of delay circuits and the output of said pair of differentiating circuits and, upon receipt of said outputs, for producing a digital code which represents an analog signal placed upon the analog input node.
Claim 28
Dependent Claim
52 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, wherein said digital code comprises a series of logic ones which increase relative to logic zeros substantially proportional to a level increase in said analog signal, and wherein said increase is substantially linear with respect to said analog signal level increase.
Claim 29
Dependent Claim
28 words
The multiple order, cascaded analog-to-digital converter as recited in claim 26, wherein said linear increase extends from a minimum analog signal level to a maximum analog signal level.
Claim 30
Dependent Claim
39 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, further comprising an interstage summing node coupled between said first and second stages, said interstage summing node having an amplified output with a scaling factor less than one.
Claim 31
Dependent Claim
48 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, further comprising an interstage summing node coupled between said first and second stages, said interstage summing node having a pair of amplified inputs configured to produce data less quantized noise at the output of said summing node.
Claim 32
Dependent Claim
37 words
The multiple order, cascaded analog-to-digital converter as recited in claim 22, further comprising a capacitor coupled to sample input upon one of said primary integrators and to sample a selected reference voltage of said local feedback loop.
Claim 33
Independent Claim
169 words
A method for minimizing decrease in signal-to-noise level of a digital code output from a cascaded analog-to-digital converter, comprising: providing multiple order, series-connected integrators for integrating an analog input signal to produce an integrated analog output signal; first quantizing the integrated analog output signal; feeding back the first quantized analog output signal to a local feedback switching circuit coupled at the input of one of said series-connected integrators; second quantizing the integrated analog output signal; feeding back the second quantized analog output signal to a multiple order feedback switching circuit coupled at the input of the multiple order integrators; feeding forward the integrated analog output signal to an interstage summing node configured between said series-connected integrators and a third integrator, while further feeding forward the first quantized analog output signal to a noise cancellation circuit; integrating the output of the interstage summing node with said third integrator and thereafter quantizing the third integrator output; and feeding forward the quantized output of said third integrator to said noise cancellation circuit.
Claim 34
Independent Claim
169 words
A method for minimizing decrease in signal-to-noise level of a digital code output from a cascaded analog-to-digital converter, comprising: providing multiple order, series-connected integrators for integrating an analog input signal to produce an integrated analog output signal; first quantizing the integrated analog output signal; feeding back the first quantized analog output signal to a local feedback switching circuit coupled at the input of one of said series-connected integrators; second quantizing the integrated analog output signal; feeding back the second quantized analog output signal to a multiple order feedback switching circuit coupled at the input of the multiple order integrators; feeding forward the integrated analog output signal to an interstage summing node configured between said series-connected integrators and a third integrator, while further feeding forward the first quantized analog output signal to a noise cancellation circuit; integrating the output of the interstage summing node with said third integrator and thereafter quantizing the third integrator output; and feeding forward the quantized output of said third integrator to said noise cancellation circuit.
Claim 35
Dependent Claim
25 words
The method as recited in claim 31, wherein said first quantizing step comprises oversampling the integrated analog output signal into a three level digital code.
Claim 36
Dependent Claim
25 words
The method as recited in claim 31, wherein said local feedback switching circuit comprises three switches configured to respectively receive the three level digital code.
Claim 37
Dependent Claim
22 words
The method as recited in claim 31, further comprising cancelling noise within the oversampled analog output signal by said noise cancellation circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-08-04 | 2001-02-03 | 2001-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-08-04 | 2005-02-03 | 2005-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-08-04 | 2009-02-03 | 2009-08-05 | $7700.00 | Window Closed / Lapsed |