US5652875A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Implementation of a selected instruction set CPU in programmable hardware
Assignee: Altera Corp
•
Filing: 1995-05-24
•
Granted: 1997-07-29
•
Expires: 2015-05-24
Abstract
Abstract A method of designing a CPU for implementation in a configurable hardware device by identifying a series of operations in a logic scheme which are suitable for implementation in the device, identifying an executable function and any needed parameters in the logic scheme, identifying the logic flow in the scheme, providing for at least two connected system resources to implement the logic scheme, selecting an op code, and providing a way to implement the various components needed to call and execute the function according to the logic scheme. A useful op code may invoke a system resource, implement the logic scheme, pass a parameter to the function, or invoke the function. The configurable hardware system can function as a CPU, using logic resources including a next address RAM, one or more registers, a function execution controller, and one or more busses for passing signals and data between the components and functions.
Inventors
- 👤 Brad Taylor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:58
CPC Classifications
G; G06; G06F; G06F8/00; G06F8/40; G06F8/41; G06F30/00; G06F30/30; G06F30/34; G06F9/00; G06F9/06; G06F9/30
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
195 words
A method of designing a CPU for implementation in a configurable hardware device, said method comprising: providing a logic scheme, providing a configurable hardware device, identifying a plurality of operations in a logic scheme which are suitable for implementation in said configurable hardware device, identifying an executable function in said logic scheme, identifying a parameter, if any, required for said executable function, identifying the logic flow in said scheme and providing for at least two connected, configurable system resources, each of selected size, to implement said logic scheme, selecting an op code of configurable, selected size to control said executable function, and providing a way to implement in configurable hardware: each of said connected, configurable system resources, a means to provide any needed parameter to said executable function, a means to pass said op code to said system resources, and a means to call said executable function, where said op code is selected from the group consisting of an op code to invoke at least one of said system resources and implement said logic scheme, an op code to pass a parameter to said executable function, and an op code to invoke said executable function.
Claim 2
Independent Claim
195 words
A method of designing a CPU for implementation in a configurable hardware device, said method comprising: providing a logic scheme, providing a configurable hardware device, identifying a plurality of operations in a logic scheme which are suitable for implementation in said configurable hardware device, identifying an executable function in said logic scheme, identifying a parameter, if any, required for said executable function, identifying the logic flow in said scheme and providing for at least two connected, configurable system resources, each of selected size, to implement said logic scheme, selecting an op code of configurable, selected size to control said executable function, and providing a way to implement in configurable hardware: each of said connected, configurable system resources, a means to provide any needed parameter to said executable function, a means to pass said op code to said system resources, and a means to call said executable function, where said op code is selected from the group consisting of an op code to invoke at least one of said system resources and implement said logic scheme, an op code to pass a parameter to said executable function, and an op code to invoke said executable function.
Claim 3
Dependent Claim
13 words
The method of claim 1 wherein said plurality of operations is inherently sequential.
Claim 4
Dependent Claim
13 words
The method of claim 1 wherein said plurality of operations is inherently parallel.
Claim 5
Dependent Claim
15 words
The method of claim 1 further comprising providing a bus line to pass said parameter.
Claim 6
Dependent Claim
28 words
The method of claim 4 further comprising identifying the logic flow in said scheme and providing for at least two connected system resources to implement said logic scheme.
Claim 7
Dependent Claim
10 words
The method of claim 1 further comprising executing said function.
Claim 8
Dependent Claim
23 words
The method of claim 1 wherein said plurality of operations includes a first and a second of said operations capable of executing simultaneously.
Claim 9
Dependent Claim
20 words
The method of claim 1 wherein said plurality of operations includes a plurality of said operations capable of executing simultaneously.
References Cited (Backward Citations)
US4037094A
Cited
US4250545A
Cited
US4422141A
Cited
US5042004A
Cited
US5175824A
Cited
US5208490A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-28 | 2001-01-27 | 2001-07-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-28 | 2005-01-27 | 2005-07-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-28 | 2009-01-27 | 2009-07-29 | $7700.00 | Window Closed / Lapsed |