US5652605A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Display controller for a flat display apparatus
Assignee: Hitachi Ltd
•
Filing: 1995-11-30
•
Granted: 1997-07-29
•
Expires: 2015-11-30
Abstract
Abstract A display controller of a flat display apparatus which performs multiple color display and variable color display for display data read out of a lookup table. The lookup table comprises a parallel lookup table which has n (n≧2) registers for storing color information and m selectors which receive n pieces of color information independently from the n registers, each select one of n pieces of color information, and deliver m pieces of color information simultaneously. The controller further comprises a data selector which selectively delivers the output of other register in the parallel lookup table in place of the register which has been made the read access.
Inventors
- 👤 Kiyokazu Nishioka
- 👤 Masahiro Jinushi
- 👤 Nobuo Tsuchiya
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 23:56
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/02; G09G5/06; G09G3/00; G09G3/20; G09G3/34; G09G3/36
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
334 words
A display controller having a timing signal generating circuit for generating various timing signals utilized in the display controller, a display address generating circuit for sequentially outputting a display address, a display memory which stores pixel display data and read out the pixel display data in response to a display address provided by the display address generating circuit, a data width converting circuit which converts the pixel display data read out of said display memory into an input format of a parallel lookup table, a parallel look up table which converts said pixel display data reads out of said data width converting circuit into data indicating color corresponding to each pixel delivered to a display device, a display interface circuit for outputting image data composed of a plurality of pixels read out of said parallel lookup table in synchronous with an input timing of said display device, and a flat panel display for displaying said image data composed of said plurality of pixels read out of said display interface circuit, wherein said parallel lookup table includes memory means of n in number (where n is an integer greater than one) for storing information indicating a color of said pixel; and selection means of m number (where m is an integer greater than one) for independently receiving n pieces of information indicating color of the pixels stored in said n memory means and delivering information indicating color of pixel m in number simultaneously by each selecting one from said n pieces of information indicating color of pixel, a selecting means for inputting n pieces of information indicating color of pixel stored in said n memory means and selectively outputting information indicating color of pixel stored in said memory means in response to read access from a predetermined processor for carrying out system control or said display control system; and writing means, responsive to a write access from said processor, for writing information indicating color of pixel reads out of said processor into said memory means.
Claim 2
Dependent Claim
334 words
A display controller having a timing signal generating circuit for generating various timing signals utilized in the display controller, a display address generating circuit for sequentially outputting a display address, a display memory which stores pixel display data and read out the pixel display data in response to a display address provided by the display address generating circuit, a data width converting circuit which converts the pixel display data read out of said display memory into an input format of a parallel lookup table, a parallel look up table which converts said pixel display data reads out of said data width converting circuit into data indicating color corresponding to each pixel delivered to a display device, a display interface circuit for outputting image data composed of a plurality of pixels read out of said parallel lookup table in synchronous with an input timing of said display device, and a flat panel display for displaying said image data composed of said plurality of pixels read out of said display interface circuit, wherein said parallel lookup table includes memory means of n in number (where n is an integer greater than one) for storing information indicating a color of said pixel; and selection means of m number (where m is an integer greater than one) for independently receiving n pieces of information indicating color of the pixels stored in said n memory means and delivering information indicating color of pixel m in number simultaneously by each selecting one from said n pieces of information indicating color of pixel, a selecting means for inputting n pieces of information indicating color of pixel stored in said n memory means and selectively outputting information indicating color of pixel stored in said memory means in response to read access from a predetermined processor for carrying out system control or said display control system; and writing means, responsive to a write access from said processor, for writing information indicating color of pixel reads out of said processor into said memory means.
Claim 3
Dependent Claim
18 words
A display controller according to claims 1, wherein said parallel lookup table is formed by a single chip.
Claim 4
Dependent Claim
33 words
A display controller according to claims 2, wherein an output data width of image data read out of said single chip is equal to an input data width of said flat panel display.
Claim 5
Dependent Claim
28 words
A display controller according to claim 1, wherein said data width converting circuit, said parallel lookup table, and said display interface circuit are integrated into a single chip.
Claim 6
Dependent Claim
33 words
A display controller according to claim 4, wherein an output data width of image data read out of said single chip is equal to an input data width of said flat panel display.
Claim 7
Dependent Claim
38 words
A display controller according to claim 1, wherein said timing signal generating circuit, said display address generating circuit, said data width converting circuit, said parallel lookup table, and said display interface circuit are integrated into a single chip.
Claim 8
Dependent Claim
33 words
A display controller according to claim 6, wherein an output data width of image data read out of said single chip is equal to an input data width of said flat panel display.
Claim 9
Dependent Claim
41 words
A display controller according to claim 1, wherein said timing signal generating circuit, said display address generating circuit, said display memory, said data width converting circuit, said parallel lookup table and said display interface circuit are integrated into a single chip.
Claim 10
Dependent Claim
33 words
A display controller according to claim 8, wherein an output data width of image data read out of said single chip is equal to an input data width of said flat panel display.
References Cited (Backward Citations)
US4935730A
Cited
US4853681A
Cited
US4942389A
Cited
US5075767A
Cited
US5003380A
Cited
US5038300A
Cited
US5329292A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-07-28 | 2001-01-27 | 2001-07-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-07-28 | 2005-01-27 | 2005-07-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-07-28 | 2009-01-27 | 2009-07-29 | $7700.00 | Window Closed / Lapsed |