← Back to Patent Explorer
US5648926A Expired / Lapsed US ⏱️ 0.0 years remaining

Silicon neuron

Assignee: EIGENOSSISCHE TECHNISCHE HOCHSCHULE ZURICH
•
Filing: 1992-11-05
•
Granted: 1997-07-15
•
Expires: 2012-11-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit having a plurality of interdependent differential pairs of CMOS transistors emulates the functional characteristics of a biological neuron. The gate voltage of a first one of each pair of transistors is settable to a threshold value corresponding to an activation threshold of an ion channel in the biological neuron and the gate of a second one of each pair of transistors is representative of an incoming membrane potential, ligand concentration or ion concentration of the biological neuron. Each differential pair of CMOS transistors provides a sigmoidal output representative of an ionic conductance across a neuron membrane when the gate voltage of the second transistor exceeds the threshold value set by the gate voltage of the first transistor.

Inventors

  • 👤 Rodney James Douglas
  • 👤 Michelle Anne Mahowald

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-10 02:00
CPC Classifications
G; G06; G06N; G06N3/00; G06N3/02; G06N3/06; G06N3/063; G06N3/065

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 139 words
An integrated circuit comprising a plurality of differential pairs of CMOS transistors, the gate voltage of a first one of each pair of transistors being settable to set a threshold value corresponding to an activation threshold of an ion channel in a biological neuron and the gate voltage of the second one of each pair of transistors being representative of an incoming membrane potential, ligand concentration or ion concentration of a biological neuron, each differential pair of CMOS transistors thereby providing a sigmoidal output representative of an ionic conductance across a neural membrane when the gate voltage of the second transistor exceeds the threshold value set by the gate voltage of the first transistor, wherein the plurality of differential pairs of CMOS transistors are interdependent and produce a combined output which emulates the functional characteristics of a biological neuron.
Claim 2
Dependent Claim 139 words
An integrated circuit comprising a plurality of differential pairs of CMOS transistors, the gate voltage of a first one of each pair of transistors being settable to set a threshold value corresponding to an activation threshold of an ion channel in a biological neuron and the gate voltage of the second one of each pair of transistors being representative of an incoming membrane potential, ligand concentration or ion concentration of a biological neuron, each differential pair of CMOS transistors thereby providing a sigmoidal output representative of an ionic conductance across a neural membrane when the gate voltage of the second transistor exceeds the threshold value set by the gate voltage of the first transistor, wherein the plurality of differential pairs of CMOS transistors are interdependent and produce a combined output which emulates the functional characteristics of a biological neuron.
Claim 3
Dependent Claim 36 words
An integrated circuit as claimed in claim 1, wherein the maximum sigmoidal output of a differential pair is dictated by the gate voltage of a third, bias, transistor between the differential pair and a reference voltage.
Claim 4
Dependent Claim 44 words
An integrated circuit as claimed in claim 1, wherein the output from each differential pair is used to control current flow representative of a particular ion current between a voltage representative of the membrane voltage and a voltage representative of the ionic reversal potential.
Claim 5
Dependent Claim 24 words
An integrated circuit as claimed in claim 3, wherein the output is transformed into a gate potential for a transistor via a current mirror.
Claim 6
Dependent Claim 54 words
An integrated circuit as claimed in claim 3, wherein the output is transformed into a gate potential for a transistor which is used to control the transconductance of an amplifier whose output is connected to its negative input, which is the membrane voltage, and whose positive input is connected to the ion reversal potential.
Claim 7
Dependent Claim 40 words
An integrated circuit as claimed in claim 1, wherein any incoming control voltage, representing membrane potential, ion concentration or ligand concentration, passes through a low-pass filter to control the dynamics of conductance control outputs from the or each differential pair.
Claim 8
Dependent Claim 23 words
An integrated circuit as claimed in claim 6, wherein the low-pass filter comprises a CMOS differential pair, a current mirror and a capacitor.
Claim 9
Dependent Claim 32 words
An integrated circuit as claimed in claim 1, comprising one or more differential pair of CMOS transistors for producing an output representative of inactivation of an ion channel in a biological neuron.
Claim 10
Dependent Claim 34 words
An integrated circuit as claimed in claim 8, wherein the outputs of the activation and inactivation differential pairs of CMOS transistors are combined to provide a drive potential for producing an action potential discharge.
Claim 11
Dependent Claim 17 words
An integrated circuit as claimed in claim 9, wherein the action potential discharges are adapted or patterned.
Claim 12
Dependent Claim 32 words
An integrated circuit as claimed in claim 1, wherein the gate voltages are set to simulate the conductance activation and inactivation associated with sodium, potassium or calcium ions in a biological neuron.
Claim 13
Dependent Claim 13 words
An integrated circuit comprising a plurality of integrated circuits according to claim 1.
Claim 14
Dependent Claim 22 words
An integrated circuit as claimed in claim 1 that emulates the functional characteristics of a biological neuron in real time or faster.
Claim 15
Dependent Claim 13 words
An integrated circuit as claimed in claim 1, fabricated using 2 μm CMOS.
Claim 16
Dependent Claim 14 words
A single silicon chip, comprising a plurality of integrated circuits according to claim 1.
Claim 17
Dependent Claim 20 words
A chip as claimed in claim 15, wherein the plurality of integrated circuits emulate a plurality of interacting biological neurons.

References Cited (Backward Citations)

US5004932A Cited
US4935702A Cited
US5021988A Cited
US5394511A Cited
US5350953A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-07-14 2001-01-13 2001-07-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-07-14 2005-01-13 2005-07-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-07-14 2009-01-13 2009-07-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag