← Back to Patent Explorer
US5641992A Expired / Lapsed US ⏱️ 0.0 years remaining

Metal interconnect structure for an integrated circuit with improved electromigration reliability

Assignee: Infineon Technologies AG
•
Filing: 1995-08-10
•
Granted: 1997-06-24
•
Expires: 2015-08-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multilayer interconnect structure for a semiconductor integrated circuit comprising a base layer of titanium, a second layer of titanium nitride, a third layer of an aluminum alloy and a top layer of titanium nitride. All of the layers contained within the multilayer interconnect structure are deposited by in-situ deposition in an ultra-high vacuum deposition system. The different layers deposited in the deposition system are conducted consecutively without a disruption to the vacuum. Although each layer in the multilayer interconnect structure are deposited within the integrated ultra-high vacuum deposition system, with multiple deposition chambers, the deposition of the different layers is conducted at different temperatures. The time to the electromigration failure of the multilayer interconnect structure, caused by the electromigration of the aluminum alloy, is greatly increased by depositing the aluminum alloy layer at a temperature in excess of 300 DEG C. and preferably between 350 DEG C. and 550 DEG C. The titanium layer and the adjacent titanium nitride layer below the aluminum alloy layer provide the interconnect structure with low resistivity and prevent alloy spiking of the base substrate. As a result, a multilayer interconnect structure provided that has improved electromigration reliability and a low resistance, thereby enabling more dense applications within an integrated circuit.

Inventors

  • 👤 Pei-Ing Paul Lee
  • 👤 Bernd Vollmer
  • 👤 Darryl Restaino
  • 👤 Bill Klaasen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 04:00
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/033; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10W20/038; H10W20/056; H10W20/40; H10W20/41; H10W20/425

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 55 words
A multilayer interconnect structure for a semiconductor integrated circuit, comprising: a titanium base layer; a titanium nitride layer deposited on said titanium base layer; and a silicon-free aluminum-copper alloy layer deposited on said titanium nitride layer at a temperature in excess of 300° C., wherein said aluminum-copper alloy layer comprises 95.5% Al and 0.5% Cu.
Claim 2
Dependent Claim 55 words
A multilayer interconnect structure for a semiconductor integrated circuit, comprising: a titanium base layer; a titanium nitride layer deposited on said titanium base layer; and a silicon-free aluminum-copper alloy layer deposited on said titanium nitride layer at a temperature in excess of 300° C., wherein said aluminum-copper alloy layer comprises 95.5% Al and 0.5% Cu.
Claim 3
Dependent Claim 20 words
The interconnect structure according to claim 1, further including a second titanium nitride layer deposited on said aluminum-copper alloy layer.
Claim 4
Dependent Claim 23 words
The interconnect structure according to claim 1, wherein said titanium base layer and said titanium nitride layer are both approximately 250 angstroms thick.

References Cited (Backward Citations)

US4926237A Cited
US5313100A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-06-23 2000-12-23 2001-06-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-06-23 2004-12-23 2005-06-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-06-23 2008-12-23 2009-06-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag