← Back to Patent Explorer
US5633934A Expired / Lapsed US ⏱️ 0.0 years remaining

Local area nework encryption decryption system

Assignee: Nokia Canada Inc
•
Filing: 1996-06-26
•
Granted: 1997-05-27
•
Expires: 2016-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a data encryption and/or decryption system comprised of apparatus for storing encryption and/or decryption keys, an encryption and or decryption processor for receiving data signals, for receiving the key or keys from the storing apparatus, and for encrypting or decrypting the data signals in accordance with the key or keys, an output data bus for receiving the encrypted or decrypted signals from the processor, apparatus for plugging the system into a read-only memory (ROM) socket of a computer for access to a source of the data signals and to the output data bus, whereby the data signals are received, and encrypted data signals are passed through the ROM socket.

Inventors

  • 👤 John T. Hember

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 12:41
CPC Classifications
H; H04; H04L; H04L63/00; H04L63/04; H04L63/0428; H04L63/08; H04L63/083; H04L63/0846; H04L9/00; H04L9/40

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 197 words
A data encryption and/or decryption system comprising: (a) means for storing encryption and/or decryption keys, (b) an encryption and/or decryption processor for receiving data signals, for receiving said key or keys from the storing means, and for encrypting or decrypting the data signals in accordance with said key or keys, (c) an output data bus for receiving the encrypted or decrypted signals from said processor, (d) means for plugging said system into a read-only memory (ROM) socket of a computer for access to a source of said data signals and to said output data bus, (e) said source of data signals being a ROM socket address bus accessible by a computer micro-processor, and said encrypted data signals being applied to said data bus, said output data bus being accessible to the computer microprocessor, (f) a local area network (LAN) adapter system for connection to the computer containing said ROM socket, said ROM socket being a socket, designated for a boot ROM for the computer, in said LAN adapter system for booting the computer from the boot ROM of said LAN adapter, whereby said data signals are received, and encrypted data signals are passed through said ROM socket.
Claim 2
Dependent Claim 197 words
A data encryption and/or decryption system comprising: (a) means for storing encryption and/or decryption keys, (b) an encryption and/or decryption processor for receiving data signals, for receiving said key or keys from the storing means, and for encrypting or decrypting the data signals in accordance with said key or keys, (c) an output data bus for receiving the encrypted or decrypted signals from said processor, (d) means for plugging said system into a read-only memory (ROM) socket of a computer for access to a source of said data signals and to said output data bus, (e) said source of data signals being a ROM socket address bus accessible by a computer micro-processor, and said encrypted data signals being applied to said data bus, said output data bus being accessible to the computer microprocessor, (f) a local area network (LAN) adapter system for connection to the computer containing said ROM socket, said ROM socket being a socket, designated for a boot ROM for the computer, in said LAN adapter system for booting the computer from the boot ROM of said LAN adapter, whereby said data signals are received, and encrypted data signals are passed through said ROM socket.
Claim 3
Dependent Claim 46 words
A system as defined in claim 1 including an electrically erasable read only memory (EEROM) for storing a master key, and means for securely loading or modifying the master key in the EEROM and for reading the master key from the EEROM into the storing means.
Claim 4
Dependent Claim 46 words
A system as defined in claim 2 including means for detecting a first predetermined data sequence on said address bus and for enabling storage of a master key or of a replacement master key in the EEROM in case of detection of said first data sequence.
Claim 5
Dependent Claim 41 words
A system as defined in claim 3 including means for detecting a second predetermined sequence on said address bus and for enabling encryption of received data signals appearing on the address bus in case of detection of said second data sequence.
Claim 6
Dependent Claim 36 words
A system as defined in claim 1 including means for receiving an encryption key from the address bus and for encrypting received data signals subsequently appearing on the address bus in accordance with the encryption key.
Claim 7
Dependent Claim 37 words
A system as defined in claim 5 including means for detecting a particular predetermined sequence on said address bus and for enabling encryption of said received data signals only after said particular predetermined sequence has been detected.
Claim 8
Dependent Claim 36 words
A system as defined in claim 5 including an electrically erasable read only memory (EEROM) for storing a master key, and means for reading said EEROM for transmission of the master key to said storing means.
Claim 9
Dependent Claim 46 words
A system as defined in claim 7 including means for detecting a first predetermined data sequence on said address bus and for enabling storage of a master key or of a replacement master key in the EEROM in case of detection of said first data sequence.
Claim 10
Dependent Claim 41 words
A system as defined in claim 8 including means for detecting a second predetermined sequence on said address bus and for enabling encryption of received data signals appearing on the address bus in case of detection of said second data sequence.

References Cited (Backward Citations)

US4937861A Cited
US5007082A Cited
US5249232A Cited
US5444850A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-05-26 2000-11-25 2001-05-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-05-26 2004-11-25 2005-05-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-05-26 2008-11-25 2009-05-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag