US5631920A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Spread spectrum clock generator
Assignee: Lexmark International Inc
•
Filing: 1995-04-20
•
Granted: 1997-05-20
•
Expires: 2015-04-20
Abstract
Abstract A clock circuit includes an oscillator for generating a reference frequency signal, and a spread spectrum clock generator cooperating with the oscillator, generating a spread spectrum clock output signal having a fundamental frequency and reduced amplitude EMI spectral components at harmonics of the fundamental frequency. The spread spectrum clock generator preferably includes a clock pulse generator for generating a series of clock pulses, and a spread spectrum modulator for frequency modulating the clock pulse generator to broaden and flatten amplitudes of EMI spectral components which would otherwise be produced by the clock pulse generator. The spread spectrum modulator frequency modulated the clock pulses with specific profiles of frequency deviation versus the period of the profile. The clock generator circuits are digital and may be reset to a starting condition to synchronize the spread spectrum clock. For a laser printhead, the clock is synchronized with the start-of-sweep signal, so that printing is not degraded.
Inventors
- 👤 Keith B. Hardin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 02:22
CPC Classifications
H; H03; H03C; H03C3/00; H03C3/02; H03C3/09; H03C3/0908; H03C3/0966; H03B; H03B29/00; H03C3/0916; H03C3/0925; H03C3/0941; H03L; H03L7/00; H03L7/06; H03L7/07; H03L7/08; H03L7/0805; H03L7/085; H03L7/087; H03L7/16; H03L7/18; H03L7/197; H04; H04B; H04B2215/00; H04B2215/064; H04B2215/067
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
108 words
A clock controlled electronic device having a clock to provide spread spectrum clock signals to said device, said spread spectrum clock comprising a reference frequency clock, a stored table of digital values, a counter to address said table at different counts of said counter counting signals from said reference frequency clock, a voltage controlled oscillator having a control input, means to receive said stored digital values addressed by said different counts of said counter and to convert said received digital values to control signals to said input of said voltage controlled oscillator, the output of said voltage controlled oscillator providing said spread spectrum clock signals to said device.
Claim 2
Dependent Claim
108 words
A clock controlled electronic device having a clock to provide spread spectrum clock signals to said device, said spread spectrum clock comprising a reference frequency clock, a stored table of digital values, a counter to address said table at different counts of said counter counting signals from said reference frequency clock, a voltage controlled oscillator having a control input, means to receive said stored digital values addressed by said different counts of said counter and to convert said received digital values to control signals to said input of said voltage controlled oscillator, the output of said voltage controlled oscillator providing said spread spectrum clock signals to said device.
Claim 3
Dependent Claim
32 words
The clock controlled device as in claim 1 also comprising a reset input to said counter to receive a reset signal to synchronize said spread spectrum clock signal with said reset signal.
Claim 4
Dependent Claim
69 words
The clock controlled device as in claim 1 also comprising a phase locked loop, a second counter counting signals from said reference frequency clock and providing a control input to said phase locked loop, and means to combine a signal from said phase locked loop and a signal defined by said received digital values, and to provide said combined signals as said control signal to said voltage controlled oscillator.
Claim 5
Dependent Claim
212 words
A clock controlled electronic device having a clock to provide spread spectrum clock signals to said device, said spread spectrum clock comprising a reference frequency clock, a stored table of digital values, a first counter to address said table at different parts of said table determined by different counts of said first counter, a second counter to receive said stored digital values addressed by said different counts of said first counter, said second counter being responsive to clock signals of said reference frequency clock to step said second counter after said second counter receives each said digital value, a phase detector responsive to the difference in phase of two inputs to produce an output representative of the phase difference of said two inputs of said phase detector, said second counter providing an output signal upon reaching a predetermined value, said output signal providing a control signal to step the count of said first counter and said output signal providing one input to said phase detector, a voltage controlled oscillator having an input receiving said output of said phase detector and an output providing the second input of said phase detector to form a phase locked loop, the output of said phase locked loop providing said spread spectrum clock signals to said device.
Claim 6
Dependent Claim
212 words
A clock controlled electronic device having a clock to provide spread spectrum clock signals to said device, said spread spectrum clock comprising a reference frequency clock, a stored table of digital values, a first counter to address said table at different parts of said table determined by different counts of said first counter, a second counter to receive said stored digital values addressed by said different counts of said first counter, said second counter being responsive to clock signals of said reference frequency clock to step said second counter after said second counter receives each said digital value, a phase detector responsive to the difference in phase of two inputs to produce an output representative of the phase difference of said two inputs of said phase detector, said second counter providing an output signal upon reaching a predetermined value, said output signal providing a control signal to step the count of said first counter and said output signal providing one input to said phase detector, a voltage controlled oscillator having an input receiving said output of said phase detector and an output providing the second input of said phase detector to form a phase locked loop, the output of said phase locked loop providing said spread spectrum clock signals to said device.
Claim 7
Dependent Claim
37 words
The clock controlled device of claim 4 also comprising a reset input to said first counter and to said second counter to receive a reset signal to synchronize said spread spectrum clock signal with said reset signal.
Claim 8
Dependent Claim
36 words
The clock controlled device of claim 5 in which said second counter receives said reference frequency clock signals and said one input of said phase detector is provided by said second counter reaching a predetermined value.
Claim 9
Dependent Claim
74 words
The clock controlled device of claim 5 in which, in addition to said reset input to said first counter and to said second counter, the input of said second counter is connected to said output of said voltage controlled oscillator and the output of said second counter is connected as said second input of said phase detector, and said reference frequency clock signals are connected to provide said one input of said phase detector.
Claim 10
Dependent Claim
36 words
The clock controlled device of claim 4 in which said second counter receives said reference frequency clock signals and said one input of said phase detector is provided by said second counter reaching a predetermined value.
Claim 11
Dependent Claim
59 words
The clock controlled device of claim 4 in which the input of said second counter is connected to said output of said voltage controlled oscillator and the output of said second counter is connected as said second input of said phase detector, and said reference frequency clock signals are connected to provide said one input of said phase detector.
References Cited (Backward Citations)
US3764933A
Cited
US3962653A
Cited
US4507796A
Cited
US4943786A
Cited
US5028887A
Cited
US5272454A
Cited
US5301367A
Cited
US5329253A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-05-19 | 2000-11-18 | 2001-05-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-05-19 | 2004-11-18 | 2005-05-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-05-19 | 2008-11-18 | 2009-05-20 | $7700.00 | Window Closed / Lapsed |