← Back to Patent Explorer
US5622886A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a high voltage rectifier for an integrated circuit chip

Assignee: Atmel Corp
•
Filing: 1996-05-13
•
Granted: 1997-04-22
•
Expires: 2016-05-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high voltage alternating current rectifier circuit for an NMOS or CMOS transistor environment in which four N-channel transistors are simultaneously fabricated distant from a utilization circuit, such as one or more EEPROM transistors. The four N-channel transistors have lightly doped sources and drains formed prior to the time gates are formed, the doping concentrations and the thickness of oxide overlying the gates selected to establish breakdown voltages exceeding 20 volt peaks. This allows an input spiral antenna or other inductor to be used for coupling radio frequency energy and signals from a remote source to a chip having a utilization circuit employing the rectifier circuit as a source of power.

Inventors

  • 👤 Dean L. Allum
  • 👤 Richard B. Woodard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 18:41
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/40; G; G06; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/0701; G06K19/0723; H10B41/42; H10B41/43; H10B41/44; H10B41/49; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0144; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 318 words
A method of making an alternating current full wave rectifier circuit for a passive integrated transponder in an integrated circuit chip, said passive integrated transponder having a utilization circuit characterized by a predetermined maximum operating voltage comprising, forming first, second, third, and fourth MOS transistors characterized by a breakdown voltage greater than twice said maximum operating voltage of said utilization circuit, the forming of each of said first through fourth MOS transistors including the steps of forming spaced apart source and drain electrodes with each of said spaced apart source and drain electrodes consisting of a first and a second dopant region, said first dopant region being of a second conductivity type and formed by a first implant with a first dopant concentration in a semiconductor substrate of a first conductivity type, said second dopant region being of said second conductivity type and formed by a second implant with a second dopant concentration higher than said first dopant concentration, forming a gate electrode by depositing insulative material between ,said spaced apart source and drain electrodes and depositing conductive material over said insulative material to form gate regions over the insulative material, covering said spaced apart source and drain electrodes and gate electrode with an oxide, the combination of the distance between said spaced apart source and drain electrodes, dopant concentrations of said first and second dopant regions and thicknesses of said insulative material and said oxide resulting in said breakdown voltage greater than twice said maximum operating voltage of said utilization circuit, depositing conductive layers for interconnecting said spaced apart source and drain electrodes and said gate electrode of said first through fourth MOS transistors in a full wave rectifier circuit arrangement having a pair of inputs and a pair of outputs, and connecting a coil to said pair of inputs and coupling said utilization circuit to said pair of outputs for drawing power therefrom as a load.
Claim 2
Independent Claim 318 words
A method of making an alternating current full wave rectifier circuit for a passive integrated transponder in an integrated circuit chip, said passive integrated transponder having a utilization circuit characterized by a predetermined maximum operating voltage comprising, forming first, second, third, and fourth MOS transistors characterized by a breakdown voltage greater than twice said maximum operating voltage of said utilization circuit, the forming of each of said first through fourth MOS transistors including the steps of forming spaced apart source and drain electrodes with each of said spaced apart source and drain electrodes consisting of a first and a second dopant region, said first dopant region being of a second conductivity type and formed by a first implant with a first dopant concentration in a semiconductor substrate of a first conductivity type, said second dopant region being of said second conductivity type and formed by a second implant with a second dopant concentration higher than said first dopant concentration, forming a gate electrode by depositing insulative material between ,said spaced apart source and drain electrodes and depositing conductive material over said insulative material to form gate regions over the insulative material, covering said spaced apart source and drain electrodes and gate electrode with an oxide, the combination of the distance between said spaced apart source and drain electrodes, dopant concentrations of said first and second dopant regions and thicknesses of said insulative material and said oxide resulting in said breakdown voltage greater than twice said maximum operating voltage of said utilization circuit, depositing conductive layers for interconnecting said spaced apart source and drain electrodes and said gate electrode of said first through fourth MOS transistors in a full wave rectifier circuit arrangement having a pair of inputs and a pair of outputs, and connecting a coil to said pair of inputs and coupling said utilization circuit to said pair of outputs for drawing power therefrom as a load.
Claim 3
Dependent Claim 18 words
The method of claim 1 wherein the substrate of a first conductivity type is a P-type silicon substrate.
Claim 4
Dependent Claim 13 words
The method of claim 1 wherein said coil is deposited on said substrate.
Claim 5
Dependent Claim 18 words
The method of claim 3 wherein said coil is a resonant circuit comprising an inductor and a capacitor.
Claim 6
Dependent Claim 13 words
The method of claim 1 wherein said substrate is disposed on a card.
Claim 7
Dependent Claim 17 words
The method of claim 1 wherein said interconnecting of electrodes is by depositing a single metal layer.
Claim 8
Dependent Claim 17 words
The method of claim 1 wherein said interconnecting of electrodes is by depositing a double metal layer.
Claim 9
Dependent Claim 11 words
The method of claim 1 wherein said coil is an antenna.

References Cited (Backward Citations)

US4139880A Cited
US5041826A Cited
US5166676A Cited
US4642878A Cited
US4777580A Cited
US5061654A Cited
US4851361A Cited
US5241204A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-04-21 2000-10-21 2001-04-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-04-21 2004-10-21 2005-04-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-04-21 2008-10-21 2009-04-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag