US5612610A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DC-to-DC converter operating in a discontinuous mode
Assignee: STMicroelectronics SRL
•
Filing: 1994-10-24
•
Granted: 1997-03-18
•
Expires: 2014-10-24
Abstract
Abstract A converter employs a comparator sensing the current through an output diode, for generating a confirmation signal of an OFF state of the switch until the discharge current of the inductor toward the user circuit and the external filter capacitance has become null, thus ensuring the operation in a discontinuous mode under any condition. A turn-off signal of the switch is provided by another comparator which, instead of the voltage on a sensing resistance connected in series with the switch, may sense the voltage across the switch itself. This latter embodiment is particularly suited in case of an output MOS transistor and the circuit comprises means for masking for a preset period of time the turn-off signal produced by said comparator, in order to allow a predefined turn-on phase of the switch. Enabling of the turn-on of the switch is conventionally provided by a dedicated (third) comparator of the output voltage. The circuit does not require the use of an error amplifier, for the compensation of which special complex integratable circuits or alternatively access to the output node of the error amplifier through a dedicated pin may be needed. Neither a local oscillator for turning off the switch is needed. The circuit is simple and suited for integration in large complex system chips, where there is a limited availability of pins and silicon area. Different embodiments are described.
Inventors
- 👤 Maria R. Borghi
- 👤 Pietro Menniti
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 23:45
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/10; H02M3/145; H02M3/155; H02M3/156; H02M3/1563; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/613; G05F1/614
Claims Analysis
Total Claims: 54
Claim 1
Independent Claim
179 words
A voltage boosting circuit, operable from first and second supply voltages, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a switching transistor connected to connect said first node to said second power supply voltage; an output diode, interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator connected to monitor the voltage of said first node; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor for a duration determined by said second comparator and only when said third comparator indicates that current through said inductor and said output diode has ceased while said first comparator indicates that additional current through said output diode is needed; whereby said output node provides a third power supply voltage which is not equal to said first nor to said second supply voltage.
Claim 2
Dependent Claim
179 words
A voltage boosting circuit, operable from first and second supply voltages, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a switching transistor connected to connect said first node to said second power supply voltage; an output diode, interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator connected to monitor the voltage of said first node; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor for a duration determined by said second comparator and only when said third comparator indicates that current through said inductor and said output diode has ceased while said first comparator indicates that additional current through said output diode is needed; whereby said output node provides a third power supply voltage which is not equal to said first nor to said second supply voltage.
Claim 3
Dependent Claim
11 words
The circuit of claim 1, wherein said first comparator is hysteretic.
Claim 4
Dependent Claim
28 words
The circuit of claim 1, wherein said first supply voltage is a positive supply voltage, and said third supply voltage is more positive than said first supply voltage.
Claim 5
Dependent Claim
20 words
The circuit of claim 1, wherein said third supply voltage is not intermediate between said first and second supply voltages.
Claim 6
Dependent Claim
42 words
The circuit of claim 1, wherein said first supply voltage is a positive supply voltage, and said switching transistor is a DMOS transistor, and said driving buffer stage comprises an output stage powered at a higher voltage than said first supply voltage.
Claim 7
Dependent Claim
26 words
The circuit of claim 1, further comprising circuitry for switching said second capacitor in a feedback relation to provide constant-pulse-width control signals to said switching transistor.
Claim 8
Dependent Claim
194 words
A voltage boosting circuit, operable from first and second supply voltages, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a connection for providing a gate drive signal to a switching transistor which can selectively connect said first node to said second power supply voltage; connections for providing an output diode which is interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator connected to monitor the voltage of said first node; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor for a duration determined by said second comparator and only when said third comparator indicates that current through said inductor and said output diode has ceased while said first comparator indicates that additional current through said output diode is needed; whereby said output node provides a third power supply voltage which is not equal to said first nor to said second supply voltage.
Claim 9
Dependent Claim
194 words
A voltage boosting circuit, operable from first and second supply voltages, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a connection for providing a gate drive signal to a switching transistor which can selectively connect said first node to said second power supply voltage; connections for providing an output diode which is interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator connected to monitor the voltage of said first node; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor for a duration determined by said second comparator and only when said third comparator indicates that current through said inductor and said output diode has ceased while said first comparator indicates that additional current through said output diode is needed; whereby said output node provides a third power supply voltage which is not equal to said first nor to said second supply voltage.
Claim 10
Dependent Claim
11 words
The circuit of claim 7, wherein said first comparator is hysteretic.
Claim 11
Dependent Claim
28 words
The circuit of claim 7, wherein said first supply voltage is a positive supply voltage, and said third supply voltage is more positive than said first supply voltage.
Claim 12
Dependent Claim
20 words
The circuit of claim 7, wherein said third supply voltage is not intermediate between said first and second supply voltages.
Claim 13
Dependent Claim
42 words
The circuit of claim 7, wherein said first supply voltage is a positive supply voltage, and said switching transistor is a DMOS transistor, and said driving buffer stage comprises an output stage powered at a higher voltage than said first supply voltage.
Claim 14
Dependent Claim
26 words
The circuit of claim 7, further comprising circuitry for switching said second capacitor in a feedback relation to provide constant-pulse-width control signals to said switching transistor.
Claim 15
Dependent Claim
163 words
A voltage boosting circuit, operable from first and second supply voltage connections, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a switching transistor connected to connect said first node to said second power supply voltage; an output diode, interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator connected to monitor the voltage of said first node; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor to store energy in the magnetic field of said inductor, but only when said third comparator indicates that current through said inductor and said output diode has ceased; whereby said output node provides a third power supply voltage which is greater than said first supply voltage.
Claim 16
Dependent Claim
163 words
A voltage boosting circuit, operable from first and second supply voltage connections, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a switching transistor connected to connect said first node to said second power supply voltage; an output diode, interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator connected to monitor the voltage of said first node; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor to store energy in the magnetic field of said inductor, but only when said third comparator indicates that current through said inductor and said output diode has ceased; whereby said output node provides a third power supply voltage which is greater than said first supply voltage.
Claim 17
Dependent Claim
11 words
The circuit of claim 13, wherein said first comparator is hysteretic.
Claim 18
Dependent Claim
13 words
The circuit of claim 13, wherein said switching transistor is a DMOS transistor.
Claim 19
Dependent Claim
21 words
The circuit of claim 13, wherein said logic intermittently turns on said switching transistor for durations determined by said second comparator.
Claim 20
Dependent Claim
32 words
The circuit of claim 13, wherein said switching transistor is a DMOS transistor, and said driving buffer stage comprises an output stage powered at a higher voltage than said first supply voltage.
Claim 21
Dependent Claim
26 words
The circuit of claim 13, further comprising circuitry for switching said second capacitor in a feedback relation to provide constant-pulse-width control signals to said switching transistor.
Claim 22
Dependent Claim
162 words
A voltage boosting circuit, operable from first and second supply voltage connections, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a switching transistor connected to connect said first node to said second power supply voltage; an output diode, interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator operatively connected to monitor the current through said switching transistor; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor to increase the voltage drop across said inductor, but only when said third comparator indicates that current through said inductor and said output diode has ceased; whereby said output node provides a third power supply voltage which is greater than said first supply voltage.
Claim 23
Dependent Claim
162 words
A voltage boosting circuit, operable from first and second supply voltage connections, said first supply voltage being a positive supply voltage and said second supply voltage connection providing a chip ground, comprising: a first node connectable to said first supply voltage through an external inductor; a switching transistor connected to connect said first node to said second power supply voltage; an output diode, interposed between said first node and an output node; a first comparator connected to monitor the voltage of said output node, a second comparator operatively connected to monitor the current through said switching transistor; a third comparator connected to monitor the current through the output diode; logic connected to intermittently turn on said switching transistor to increase the voltage drop across said inductor, but only when said third comparator indicates that current through said inductor and said output diode has ceased; whereby said output node provides a third power supply voltage which is greater than said first supply voltage.
Claim 24
Dependent Claim
11 words
The circuit of claim 19, wherein said first comparator is hysteretic.
Claim 25
Dependent Claim
13 words
The circuit of claim 19, wherein said switching transistor is a DMOS transistor.
Claim 26
Dependent Claim
21 words
The circuit of claim 19, wherein said logic intermittently turns on said switching transistor for durations determined by said second comparator.
Claim 27
Dependent Claim
32 words
The circuit of claim 19, wherein said switching transistor is a DMOS transistor, and said driving buffer stage comprises an output stage powered at a higher voltage than said first supply voltage.
Claim 28
Dependent Claim
26 words
The circuit of claim 19, further comprising circuitry for switching said second capacitor in a feedback relation to provide constant-pulse-width control signals to said switching transistor.
Claim 29
Dependent Claim
150 words
A buck conversion circuit, operable from first and second supply voltages, comprising: a series combination of a switching transistor and an output diode, defining a first node at a connection thereof, and connected between said first and second supply voltages; an external inductor operatively connected between said first node and an output node; a first comparator operatively connected to monitor the voltage of said output node, a second comparator operatively connected to monitor the current through said switching transistor; a third comparator operatively connected to monitor the current through the output diode; and logic connected to intermittently turn on said switching transistor to increase the back voltage of said inductor, but only when said third comparator indicates that current through said output diode has ceased; whereby said output node provides a third power supply voltage which is intermediate between said first and second supply voltages, while avoiding excess power consumption.
Claim 30
Dependent Claim
150 words
A buck conversion circuit, operable from first and second supply voltages, comprising: a series combination of a switching transistor and an output diode, defining a first node at a connection thereof, and connected between said first and second supply voltages; an external inductor operatively connected between said first node and an output node; a first comparator operatively connected to monitor the voltage of said output node, a second comparator operatively connected to monitor the current through said switching transistor; a third comparator operatively connected to monitor the current through the output diode; and logic connected to intermittently turn on said switching transistor to increase the back voltage of said inductor, but only when said third comparator indicates that current through said output diode has ceased; whereby said output node provides a third power supply voltage which is intermediate between said first and second supply voltages, while avoiding excess power consumption.
Claim 31
Dependent Claim
11 words
The circuit of claim 25, wherein said first comparator is hysteretic.
Claim 32
Dependent Claim
29 words
The circuit of claim 25, wherein said first supply voltage is a positive supply voltage, and said third supply voltage is positive but smaller than said first supply voltage.
Claim 33
Dependent Claim
13 words
The circuit of claim 25, wherein said switching transistor is a DMOS transistor.
Claim 34
Dependent Claim
26 words
The circuit of claim 25, further comprising circuitry for switching said second capacitor in a feedback relation to provide constant-pulse-width control signals to said switching transistor.
Claim 35
Dependent Claim
194 words
A DC-to-DC converter, connected to receive power from two supply connections and to provide a power supply on an output node at a voltage different from both the power supply connections, comprising an inductor driven by a switch to cyclically charge, a discharge diode of the energy stored in the inductor on an output node, a capacitor connected between the output node and one or the other of the supply rails, and a control circuit for regulating the output voltage, which comprises a first comparator of the output voltage enabling and disabling the closing of said switch depending on whether the output voltage is lower or higher than a reference voltage and means, for controlling the switching of said switch, which comprises a second comparator of the voltage across said switch, generating a turn-off signal when said voltage rises above a preset value; a third comparator of the discharge current of the inductor through said diode, generating a confirmation signal of an OFF state of said switch until the current through said diode has become null; and means for masking said turn-off signal until turn-on of said switch is enabled by said first comparator.
Claim 36
Dependent Claim
194 words
A DC-to-DC converter, connected to receive power from two supply connections and to provide a power supply on an output node at a voltage different from both the power supply connections, comprising an inductor driven by a switch to cyclically charge, a discharge diode of the energy stored in the inductor on an output node, a capacitor connected between the output node and one or the other of the supply rails, and a control circuit for regulating the output voltage, which comprises a first comparator of the output voltage enabling and disabling the closing of said switch depending on whether the output voltage is lower or higher than a reference voltage and means, for controlling the switching of said switch, which comprises a second comparator of the voltage across said switch, generating a turn-off signal when said voltage rises above a preset value; a third comparator of the discharge current of the inductor through said diode, generating a confirmation signal of an OFF state of said switch until the current through said diode has become null; and means for masking said turn-off signal until turn-on of said switch is enabled by said first comparator.
Claim 37
Dependent Claim
113 words
A converter as defined in claim 30, wherein said means for controlling the switching of said switch comprise a driving flip-flop having a set terminal connected to the output of a NOR gate having a first input connected to the output of said first comparator, a second input connected to the output of said third comparator and a third input connected to a reset terminal of said flip-flop and to the output of an AND gate having a first input connected to the output of said second comparator and a second input connected to the output of a delay circuit, the input of which is connected to an output of said driving flip-flop.
Claim 38
Dependent Claim
106 words
A voltage boosting converter according to claim 31, wherein said third input of said NOR gate, connected to the reset input of said flip-flop is directly connected to the output of said second comparator and wherein, said masking means of the turn-off signal generated by said second comparator are composed of a switch driven by the signal present on said output of the driving flip-flop for switching the non inverting input of said second comparator to the drain node of a MOS transistor constituting said switch during a conducting phase of said transistor and to a ground node during a non conducting phase of said transistor.
Claim 39
Dependent Claim
32 words
A converter as defined in claim 32, wherein said transistor is a DMOS transistor and said driving buffer stage comprises an output stage powered at a higher voltage than the supply voltage.
Claim 40
Dependent Claim
15 words
A converter as defined in claim 30, wherein said first comparator has a certain hysteresis.
Claim 41
Dependent Claim
21 words
A converter as defined in claim 30, wherein said switch is constituted by a transistor and by a driving buffer stage.
Claim 42
Dependent Claim
32 words
A converter as defined in claim 35, wherein said transistor is a DMOS transistor and said driving buffer stage comprises an output stage powered at a higher voltage than the supply voltage.
Claim 43
Dependent Claim
28 words
A converter as defined in claim 36, wherein said higher voltage is derived, after a start-up transient, from the voltage generated on the output node of the converter.
Claim 44
Dependent Claim
211 words
A DC-to-DC converter having a power circuit comprising an inductor driven by a switch to cyclically charge, a discharge diode of the energy stored in the inductor on an output node and a capacitor connected between the output node and one or the other of the supply rails, and a control circuit for regulating the output voltage, which comprises at least a first comparator of the output voltage enabling and disabling the closing of said switch depending on whether the output voltage is lower or higher than a reference voltage and means for controlling of said switch, characterized in that said means comprise a second comparator of the voltage on a sensing resistance connected in series with said switch with a reference voltage, generating a turn-on or turn-off signal of said switch; a third comparator of the discharge current of the inductor through said diode, generating a confirmation signal of a turn-off state of the switch until the current through the diode has become null; the output signal of said three comparators being input to a NOR gate, having an output connected to a set input of a driving flip-flop of the switch and the signal of said second comparator being directly input to a reset terminal of said driving flip-flop.
Claim 45
Dependent Claim
211 words
A DC-to-DC converter having a power circuit comprising an inductor driven by a switch to cyclically charge, a discharge diode of the energy stored in the inductor on an output node and a capacitor connected between the output node and one or the other of the supply rails, and a control circuit for regulating the output voltage, which comprises at least a first comparator of the output voltage enabling and disabling the closing of said switch depending on whether the output voltage is lower or higher than a reference voltage and means for controlling of said switch, characterized in that said means comprise a second comparator of the voltage on a sensing resistance connected in series with said switch with a reference voltage, generating a turn-on or turn-off signal of said switch; a third comparator of the discharge current of the inductor through said diode, generating a confirmation signal of a turn-off state of the switch until the current through the diode has become null; the output signal of said three comparators being input to a NOR gate, having an output connected to a set input of a driving flip-flop of the switch and the signal of said second comparator being directly input to a reset terminal of said driving flip-flop.
Claim 46
Dependent Claim
15 words
A converter as defined in claim 38, wherein said first comparator has a certain hysteresis.
Claim 47
Dependent Claim
20 words
A converter as defined in claim 38, wherein said switch is constituted by a transistor and a driving buffer stage.
Claim 48
Dependent Claim
14 words
A converter as defined in claim 40 characterized by being a voltage step-up converter.
Claim 49
Dependent Claim
32 words
A converter as defined in claim 41, wherein said transistor is a DMOS transistor as said driving buffer stage comprises an output stage powered at a higher voltage than the supply voltage.
Claim 50
Dependent Claim
28 words
A converter as defined in claim 41, wherein said higher voltage is derived, after a start-up transient, from the voltage generated on an output node by the converter.
Claim 51
Dependent Claim
13 words
A converter as defined in claim 40, configured as a voltage step-down converter.
Claim 52
Independent Claim
164 words
A method for operating a voltage conversion circuit to generate on an output node a third power supply voltage from first and second power supply voltages, using an inductor, a switching transistor configured to drive current through said inductor from first and second supply voltages, and an output diode connected between one terminal of said inductor and one of said supply voltages, comprising the steps of: monitoring the voltage of said output node, substantially continually, using a first comparator; monitoring the voltage of a node intermediate between said inductor and said diode, substantially continually, using a second comparator; monitoring the current through the output diode, substantially continually, using a third comparator; intermittently turning on said switching transistor, to increase the voltage drop across said inductor, for a duration determined by said second comparator, only when said third comparator indicates that current through said inductor and said output diode has ceased while said first comparator indicates that additional current through said output diode is needed.
Claim 53
Independent Claim
164 words
A method for operating a voltage conversion circuit to generate on an output node a third power supply voltage from first and second power supply voltages, using an inductor, a switching transistor configured to drive current through said inductor from first and second supply voltages, and an output diode connected between one terminal of said inductor and one of said supply voltages, comprising the steps of: monitoring the voltage of said output node, substantially continually, using a first comparator; monitoring the voltage of a node intermediate between said inductor and said diode, substantially continually, using a second comparator; monitoring the current through the output diode, substantially continually, using a third comparator; intermittently turning on said switching transistor, to increase the voltage drop across said inductor, for a duration determined by said second comparator, only when said third comparator indicates that current through said inductor and said output diode has ceased while said first comparator indicates that additional current through said output diode is needed.
Claim 54
Dependent Claim
11 words
The method of claim 45, wherein said first comparator is hysteretic.
References Cited (Backward Citations)
DE3801399A1
Cited
EP0386980A2
Cited
DE3914069A1
Cited
US5003454A
Cited
EP0436980A1
Cited
DE4136809A1
Cited
US5170333A
Cited
US5247239A
Cited
US5359281A
Cited
US5367247A
Cited
US5502370A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-17 | 2000-09-16 | 2001-03-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-17 | 2004-09-16 | 2005-03-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-17 | 2008-09-16 | 2009-03-18 | $7700.00 | Window Closed / Lapsed |