US5608736A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for a universal programmable boundary scan driver/sensor circuit
Assignee: Texas Instruments Inc
•
Filing: 1995-06-07
•
Granted: 1997-03-04
•
Expires: 2015-06-07
Abstract
Abstract A circuit and technique is described for adding boundary scan test capability to circuit boards and systems, thereby improving the ability to test and verify proper operation of such systems using nonintrusive means. An integrated circuit consisting of a serial path of input/output buffers, an instruction register, and a serial test access port circuit is described. The integrated circuit can be coupled to a number of input and output signals, and the serial test bus is then used in conjunction with the test access port and instruction register circuitry to observe or control any or all of the signals present at the pins of the integrated circuit. Each pin may be programmed as an input or output for a particular operation. Because the integrated circuit is programmable and can be applied to any system, the need for design of special test hardware is eliminated, and the user may build in boundary scan capability into any arbitrary system. This is of particular importance when adding test capability to systems comprised of an array of off-the-shelf components, many of which do not have these capabilities.
Inventors
- 👤 William F. Bradford
- 👤 Richard J. Glass
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 07:55
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318572
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
284 words
A method for boundary scan testing an integrated circuit having external connection pins, comprising: providing a boundary scan driver/sensor integrated circuit including a plurality of input-output pins; a plurality of input buffers having inputs respectively coupled to the input-output pins and outputs; a plurality of output buffers having outputs respectively coupled to the input-output pins; a plurality of control circuits respectively coupled to the input and output buffers associated with each input-output pin; a test data input pin; and a test data output pin; each control circuit including a test data register coupled to the output of the respective input buffer and to the input of the respective output buffer, and a control data register coupled to control enablement of the respective output buffer; the test data and control data registers of each control circuit and of the plurality of control circuits being serially connected in a single serial scan chain between the test data input and test data output pins; connecting the input/output pins to respective ones of the external connection pins; shifting test data and control data in a single data stream through the serial scan chain; enabling selected ones of the output buffers with control data from the shifted data stream, shifted into associated ones of the control registers; driving the input-output pins associated with the enabled output buffers with test data from the shifted data stream, shifted into corresponding ones of the test data registers; capturing test data resulting from the driving step, from the input-output pins, through the respective input buffers to the associated test data registers; and shifting the captured test data in the single data stream, through the serial scan chain, to the test data output pin.
Claim 2
Independent Claim
284 words
A method for boundary scan testing an integrated circuit having external connection pins, comprising: providing a boundary scan driver/sensor integrated circuit including a plurality of input-output pins; a plurality of input buffers having inputs respectively coupled to the input-output pins and outputs; a plurality of output buffers having outputs respectively coupled to the input-output pins; a plurality of control circuits respectively coupled to the input and output buffers associated with each input-output pin; a test data input pin; and a test data output pin; each control circuit including a test data register coupled to the output of the respective input buffer and to the input of the respective output buffer, and a control data register coupled to control enablement of the respective output buffer; the test data and control data registers of each control circuit and of the plurality of control circuits being serially connected in a single serial scan chain between the test data input and test data output pins; connecting the input/output pins to respective ones of the external connection pins; shifting test data and control data in a single data stream through the serial scan chain; enabling selected ones of the output buffers with control data from the shifted data stream, shifted into associated ones of the control registers; driving the input-output pins associated with the enabled output buffers with test data from the shifted data stream, shifted into corresponding ones of the test data registers; capturing test data resulting from the driving step, from the input-output pins, through the respective input buffers to the associated test data registers; and shifting the captured test data in the single data stream, through the serial scan chain, to the test data output pin.
Claim 3
Dependent Claim
33 words
The method of claim 1, further comprising shifting control data indicative of output buffer enablement state, together with the captured test data, through the serial scan chain, to the test data output pin.
Claim 4
Dependent Claim
70 words
The method of claim 1, wherein the boundary scan driver/sensor integrated circuit is further provided with a boundary scan test access port circuit, and the method further comprises controlling receipt of the single data stream from the test data input pin to the control circuits and delivery of the single data stream from the control circuits to the test data output pin with said boundary scan test access port circuit.
Claim 5
Dependent Claim
90 words
The method of claim 3, wherein the boundary scan driver/sensor integrated circuit is further provided with a test data output circuit coupled between the test data output pin and a last of the test data and control data registers in the serial scan chain; and an instruction register circuit coupled to the test data input pin, test access port circuit, test data output port circuit and control circuits; and the method further comprises using the instruction register to control functions of the control circuits and the test data output circuit.
Claim 6
Dependent Claim
61 words
The method of claim 4, wherein the boundary scan driver/sensor integrated circuit is further provided with a bypass register coupled to the test data input pin and the test data output port circuit; and the method further comprises selectively passing data from the test data input pin to the test data output port circuit, bypassing the control circuit serial scan chain.
Claim 7
Dependent Claim
111 words
The method of claim 1, wherein, in each control circuit, said test data register is provided as a first memory for data storage, and said control data register is provided as a second memory for data storage; and each control circuit is further provided with a third memory for data storage coupled to the first memory, and a fourth memory coupled to the third memory; the third memory is used to selectively transmit stored data from the first memory to said associated output buffer; and the fourth memory is used to selectively transmit stored data from the second memory to the associated output buffer for selectively enabling the associated output buffer.
Claim 8
Dependent Claim
58 words
The method of claim 6, wherein each control circuit is further provided with a first input multiplexer coupled to the first memory, and a second input multiplexer coupled to the second memory and to an output of the first memory; and data is selectively shifted from the first memory to the second memory responsive to a control input.
Claim 9
Dependent Claim
121 words
The method of boundary scan driver/sensor integrated circuit of claim 7, wherein the control circuits are connected from a lowest to a highest order control circuit in the serial scan chain; with the first multiplexer of a lowest ordered one of the control circuits being coupled to selectively receive the single data stream input from the test data input pin; with the first multiplexers of intermediate ordered ones of the control circuits being respectively coupled to selectively receive the single data stream input from the second memory of a next lower ordered one of the control circuits; and with the second memory of a highest one of the control circuits being coupled to transmit output to the test data output pin.
Claim 10
Independent Claim
345 words
A method for boundary scan testing an integrated circuit having external connection pins without on-board associated boundary scan testing circuitry; comprising: mounting the integrated circuit on a circuit board; providing a boundary scan signal bus on the circuit board; providing a boundary scan driver/sensor integrated circuit on the circuit board; the boundary scan driver/sensor integrated circuit including a plurality of input-output pins; a plurality of input buffers having inputs respectively coupled to the input-output pins and outputs; a plurality of output buffers having outputs respectively coupled to the input-output pins; a plurality of control circuits respectively coupled to the input and output buffers associated with each input-output pin; a test data input pin; and a test data output pin; each control circuit including a test data register coupled to the output of the respective input buffer and to the input of the respective output buffer, and a control data register coupled to control enablement of the respective output buffer; the test data and control data registers of each control circuit and of the plurality of control circuits being serially connected in a single serial scan chain between the test data input and test data output pins; connecting the input/output pins to respective ones of the external connection pins; coupling the test data input and output pins to the boundary scan signal bus; shifting test data and control data in a single data stream from the boundary scan signal bus, through the serial scan chain; enabling selected ones of the output buffers with control data from the shifted data stream, shifted into associated ones of the control registers; driving the input-output pins associated with the enabled output buffers with test data from the shifted data stream, shifted into corresponding ones of the test data registers; and capturing test data resulting from the driving step, from the input-output pins, through the respective input buffers to the associated test data registers; and shifting the captured test data in the single data stream, through the serial scan chain and test data output pin to the boundary scan signal bus.
Claim 11
Independent Claim
345 words
A method for boundary scan testing an integrated circuit having external connection pins without on-board associated boundary scan testing circuitry; comprising: mounting the integrated circuit on a circuit board; providing a boundary scan signal bus on the circuit board; providing a boundary scan driver/sensor integrated circuit on the circuit board; the boundary scan driver/sensor integrated circuit including a plurality of input-output pins; a plurality of input buffers having inputs respectively coupled to the input-output pins and outputs; a plurality of output buffers having outputs respectively coupled to the input-output pins; a plurality of control circuits respectively coupled to the input and output buffers associated with each input-output pin; a test data input pin; and a test data output pin; each control circuit including a test data register coupled to the output of the respective input buffer and to the input of the respective output buffer, and a control data register coupled to control enablement of the respective output buffer; the test data and control data registers of each control circuit and of the plurality of control circuits being serially connected in a single serial scan chain between the test data input and test data output pins; connecting the input/output pins to respective ones of the external connection pins; coupling the test data input and output pins to the boundary scan signal bus; shifting test data and control data in a single data stream from the boundary scan signal bus, through the serial scan chain; enabling selected ones of the output buffers with control data from the shifted data stream, shifted into associated ones of the control registers; driving the input-output pins associated with the enabled output buffers with test data from the shifted data stream, shifted into corresponding ones of the test data registers; and capturing test data resulting from the driving step, from the input-output pins, through the respective input buffers to the associated test data registers; and shifting the captured test data in the single data stream, through the serial scan chain and test data output pin to the boundary scan signal bus.
Claim 12
Dependent Claim
33 words
The method of claim 9, further comprising shifting control data indicative of output buffer enablement state, together with the captured test data, through the serial scan chain, to the test data output pin.
Claim 13
Dependent Claim
69 words
The method of claim 10, wherein the boundary scan driver/sensor integrated circuit is provided with a boundary scan test access port circuit, and the method further comprises controlling receipt of the single data stream from the test data input pin to the control circuits and delivery of the single data stream from the control circuits to the test data output pin with said boundary scan test access port circuit.
Claim 14
Dependent Claim
65 words
The method of claim 9, further comprising providing another integrated circuit having on-board boundary scan testing circuitry forming another serial scan chain; mounting the another integrated circuit onto the circuit board; coupling the on-board boundary scan testing circuitry to the boundary scan driver/sensor integrated circuit; and shifting the single data stream sequentially through both the single serial scan chain and the another serial scan chain.
Claim 15
Dependent Claim
51 words
The method of claim 12, wherein the boundary scan driver/sensor integrated circuit further includes a bypass register; and the method further comprises selectively transmitting boundary scan test data from the boundary scan signal bus, through the bypass register, to the another serial scan chain, without passing through the single scan chain.
References Cited (Backward Citations)
US5260948A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-03 | 2000-09-02 | 2001-03-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-03 | 2004-09-02 | 2005-03-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-03 | 2008-09-02 | 2009-03-04 | $7700.00 | Window Closed / Lapsed |