US5607865A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Structure and fabrication method for a thin film transistor
Assignee: SK Hynix Inc
•
Filing: 1995-01-27
•
Granted: 1997-03-04
•
Expires: 2015-01-27
Abstract
Abstract A structure and fabrication method for a thin film transistor which is suitable for an SRAM memory cell. The thin film transistor structure includes an insulating substrate and a semiconductor layer formed as a wall on the insulation substrate. A gate insulation film is formed on the semiconductor layer and over the entire surface of the insulation substrate. A gate electrode formed on the gate insulation film at the center part of the semiconductor layer. Impurity regions are formed in the semiconductor layer on both sides of the gate electrode.
Inventors
- 👤 Jong M. Choi
- 👤 Jong K. Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:33
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/024; H10D30/60; H10D30/62; H10D30/6212; H10D30/6213
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
162 words
A method for fabricating a thin film transistor comprising the steps of: forming a semiconductor layer having a shape of a wall on an insulating substrate, including the steps of: depositing an insulation film having a thickness equal to a desired height of the wall on the insulating substrate; removing portions of the insulation film so as to leave the insulation film on one side of the substrate and centered on a part which will be an active region of a transistor; forming a semiconductor layer in the shape of a wall at the side wall of the insulation film by anisotropic etching of the semiconductor layer; and removing the insulation film; forming a gate insulation film on the surface of the insulating substrate and the semiconductor layer formed thereon; forming a gate electrode on the gate insulation film over a center part of the semiconductor layer; and, forming impurity regions in the semiconductor layer on both sides of the gate electrode.
Claim 2
Independent Claim
162 words
A method for fabricating a thin film transistor comprising the steps of: forming a semiconductor layer having a shape of a wall on an insulating substrate, including the steps of: depositing an insulation film having a thickness equal to a desired height of the wall on the insulating substrate; removing portions of the insulation film so as to leave the insulation film on one side of the substrate and centered on a part which will be an active region of a transistor; forming a semiconductor layer in the shape of a wall at the side wall of the insulation film by anisotropic etching of the semiconductor layer; and removing the insulation film; forming a gate insulation film on the surface of the insulating substrate and the semiconductor layer formed thereon; forming a gate electrode on the gate insulation film over a center part of the semiconductor layer; and, forming impurity regions in the semiconductor layer on both sides of the gate electrode.
Claim 3
Dependent Claim
26 words
The method as claimed in claim 1, wherein the insulation film is formed of a nitride film, and is removed with H 3 PO 4 .
Claim 4
Dependent Claim
15 words
The method as claimed in claim 1, wherein the semiconductor layer includes a polysilicon layer.
Claim 5
Dependent Claim
17 words
The method as claimed in claim 1, wherein the gate insulation film includes a silicon oxide film.
Claim 6
Dependent Claim
40 words
The method as claimed in claim 1, wherein the step of forming the gate electrode further comprises the steps of: depositing a conductive layer on the gate insulation film; and selectively removing the conductive layer to form the gate electrode.
Claim 7
Dependent Claim
29 words
The method as claimed in claim 5, wherein the gate electrode is positioned on the center of the semiconductor layer in a perpendicular relationship to a longitudinal direction thereof.
Claim 8
Dependent Claim
16 words
The method as claimed in claim 1 wherein the conductive layer includes a doped polysilicon layer.
Claim 9
Dependent Claim
41 words
The method as claimed in claim 1, wherein the step of forming the impurity regions further comprises the step of injecting impurity ions into the semiconductor layer on both opposite sides of the gate electrode using the electrode as a mask.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-03 | 2000-09-02 | 2001-03-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-03 | 2004-09-02 | 2005-03-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-03 | 2008-09-02 | 2009-03-04 | $7700.00 | Window Closed / Lapsed |