US5606715A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flexible reset configuration of a data processing system and method therefor
Assignee: Apple Inc
•
Filing: 1996-04-29
•
Granted: 1997-02-25
•
Expires: 2016-04-29
Abstract
Abstract A mask programmable register (40) determines a default configuration of a data processor during a reset operation. The default configuration is driven to a plurality of external integrated circuit pins (48) of the data processor with weak drivers (528, 534, 540, 546). Then, on an individual pin basis, an external user (11) may choose to allow each integrated circuit pin to remain in a default state or be drive with an external configuration value. When the external user chooses to allow the integrated circuit pin to remain in the default state, an internal default configuration data value provided by the internal mask programmable register is output by the integrated circuit pin. Conversely, when the external user chooses to override the default state, the user may drive the external configuration value to the integrated circuit pin using an external data source.
Inventors
- 👤 Oded Yishay
- 👤 Daniel W. Pechonis
- 👤 Joseph Jelemensky
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 16:07
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/24; G06F15/00; G06F15/16; G06F15/177; G06F9/00; G06F9/06; G06F9/44; G06F9/4401; G06F9/4411
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
187 words
A data processing system, comprising: a mask register for storing a first configuration value; a plurality of bus terminals, a first portion of the plurality of bus terminals receiving a second configuration value; a reset circuit for providing an internal reset signal to indicate the data processing system is executing a reset operation; an external bus control circuit coupled to the reset circuit for receiving the internal reset signal and coupled to the mask register for receiving the first configuration value, the external bus control circuit providing the first configuration value; and a terminals control circuit coupled to the reset circuit for selectively receiving the internal reset signal, coupled to the external bus control circuit for receiving the first configuration value, and coupled to the plurality of bus terminals for selectively receiving the second configuration value, the terminals control circuit providing a modified configuration value wherein each bit of the modified configuration value corresponds to each bit of the first configuration value which has not been overwritten by a corresponding bit of the second configuration value provided by a corresponding portion of the plurality of bus terminals.
Claim 2
Dependent Claim
187 words
A data processing system, comprising: a mask register for storing a first configuration value; a plurality of bus terminals, a first portion of the plurality of bus terminals receiving a second configuration value; a reset circuit for providing an internal reset signal to indicate the data processing system is executing a reset operation; an external bus control circuit coupled to the reset circuit for receiving the internal reset signal and coupled to the mask register for receiving the first configuration value, the external bus control circuit providing the first configuration value; and a terminals control circuit coupled to the reset circuit for selectively receiving the internal reset signal, coupled to the external bus control circuit for receiving the first configuration value, and coupled to the plurality of bus terminals for selectively receiving the second configuration value, the terminals control circuit providing a modified configuration value wherein each bit of the modified configuration value corresponds to each bit of the first configuration value which has not been overwritten by a corresponding bit of the second configuration value provided by a corresponding portion of the plurality of bus terminals.
Claim 3
Dependent Claim
43 words
The data processing system of claim 1 further comprising: a configuration register coupled to the reset circuit for receiving the internal reset signal and coupled to the terminals control circuit for storing the modified configuration value when the internal reset signal is asserted.
Claim 4
Dependent Claim
53 words
The data processing system of claim 2 wherein: the bus interface unit is coupled to the configuration register for receiving the configuration data signal when the internal reset signal is asserted and the bus interface unit is configured in response to the configuration data signal to communicate a value in a preselected format.
Claim 5
Dependent Claim
36 words
The data processing system of claim 2 wherein the configuration register provides the one of the first configuration value and the second configuration value via a configuration data signal after the internal reset signal is negated.
Claim 6
Dependent Claim
25 words
The data processing system of claim 1 wherein the configuration data signal enables the data processing system to operate in a preselected mode of operation.
Claim 7
Dependent Claim
35 words
The data processing system of claim 5 wherein the preselected mode of operation is one of a slave access mode, a master test mode, an emulator mode, a master mode, and a single chip mode.
Claim 8
Dependent Claim
18 words
The data processing system of claim 1 wherein the mask register is a mask programmable read only memory.
Claim 9
Dependent Claim
28 words
The data processing system of claim 1 wherein the configuration data signal selects a function to be executed by a preselected one of the plurality of bus terminals.
Claim 10
Dependent Claim
21 words
The data processing system of claim 8 wherein the function is one of a clock output function and a port function.
Claim 11
Dependent Claim
23 words
The data processing system of claim 1 wherein the configuration data signal selects a phase lock loop mode of the data processing system.
Claim 12
Dependent Claim
23 words
The data processing system of claim 1 wherein the configuration data signal selects a size of accesses made by the data processing system.
Claim 13
Dependent Claim
24 words
The data processing system of claim 1 wherein the second data configuration value is provided by an external user of the data processing system.
Claim 14
Dependent Claim
21 words
The data processing system of claim 1 wherein the second data configuration value overwrites a bit of the first configuration value.
Claim 15
Dependent Claim
23 words
The data processing system of claim 1 wherein the second data configuration value overwrites a plurality of bits of the first configuration value.
Claim 16
Dependent Claim
19 words
The data processing system of claim 1 wherein the second data configuration value overwrites the entire first configuration value.
References Cited (Backward Citations)
US4272829A
Cited
US4697140A
Cited
US5448744A
Cited
US5438672A
Cited
US5522086A
Cited
US5483660A
Cited
US5517646A
Cited
US5513334A
Cited
US5555432A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-25 | 2000-08-26 | 2001-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-25 | 2004-08-26 | 2005-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-25 | 2008-08-26 | 2009-02-25 | $7700.00 | Window Closed / Lapsed |