US5604357A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor nonvolatile memory with resonance tunneling
Assignee: Panasonic Holdings Corp
•
Filing: 1995-07-11
•
Granted: 1997-02-18
•
Expires: 2015-07-11
Abstract
Abstract A semiconductor device comprising a substrate having thereon a capacitance part and an electrode, the capacitance part having two storage regions for conductive carriers, the storage regions having therebetween a first barrier region of a multi-tunneling structure, a second barrier region being provided among the storage region, semiconductor substrate and electrode, the first barrier region comprising two tunneling barriers and a low barrier region interposed therebetween, so that when the conductive carriers are moved between the storage regions to store memory by use of polarization characteristic, high voltage makes higher probability of conductive carrier shift and low voltage lower probability of the carrier shift in synergistic manner, whereby the semiconductor device having merits of writing, erasing and reading characteristic in DRAMs and flash EEPROMs memories.
Inventors
- 👤 Takashi Hori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:58
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/687; H10D30/01; H10D30/021; H10D30/0411; H10D30/6891; G; G11; G11C; G11C11/00; G11C11/56; G11C2211/00; G11C2211/56; G11C2211/561; G11C2211/5614
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
157 words
A semiconductor device, comprising: a semiconductor substrate; and at least one conductive carrier storage part for storing conductive carriers, wherein the conductive carrier storage part includes: at least two barrier regions having a high energy level to give resistance against transfer of the conductive carriers; and at least one storage region disposed between the barrier regions and having a low energy level to allow the conductive carriers to exist stably, and at least one of the barrier regions having a multi-tunneling structure which comprises, at least two tunneling barriers having an energy level allowing the conductive carriers to pass through the tunneling barriers by means of resonance tunneling, and at least one low barrier region disposed between the tunneling barriers and having a lower energy level than the tunneling barriers, said low barrier region resulting in an incident wave from one tunneling barrier and a reflected wave from another tunneling barrier being in phase with each other.
Claim 2
Dependent Claim
157 words
A semiconductor device, comprising: a semiconductor substrate; and at least one conductive carrier storage part for storing conductive carriers, wherein the conductive carrier storage part includes: at least two barrier regions having a high energy level to give resistance against transfer of the conductive carriers; and at least one storage region disposed between the barrier regions and having a low energy level to allow the conductive carriers to exist stably, and at least one of the barrier regions having a multi-tunneling structure which comprises, at least two tunneling barriers having an energy level allowing the conductive carriers to pass through the tunneling barriers by means of resonance tunneling, and at least one low barrier region disposed between the tunneling barriers and having a lower energy level than the tunneling barriers, said low barrier region resulting in an incident wave from one tunneling barrier and a reflected wave from another tunneling barrier being in phase with each other.
Claim 3
Dependent Claim
44 words
A semiconductor device as set forth in claim 1, wherein the storage region provided in the conductive carrier storage part is one and the barrier regions are two, and one of the two barrier regions has the multi-tunneling structure, while the other does not.
Claim 4
Dependent Claim
84 words
A semiconductor device as set forth in claim 2, wherein the conductive carrier storage part is formed on the semiconductor substrate, on which provided is one source/drain region formed on a surface region of the substrate and at least partially adjoining to the conductive carrier storage part and an electrode formed on the conductive carrier storage part, so that storing and processing information is carried out corresponding to the amount of conductive carriers existing in the storage regions of the conductive carrier storage part.
Claim 5
Dependent Claim
77 words
A semiconductor device as set forth in claim 2, wherein the conductive carrier storage part is formed on the semiconductor substrate, on which provided are two source/drain regions formed below near both ends of the conductive carrier storage part and a gate electrode formed on the conductive carrier storage part, so that storing and processing information is performed corresponding to the amount of conductive carriers existing in said one storage region of the conductive carrier storage part.
Claim 6
Dependent Claim
42 words
A semiconductor device as set forth in claim 1, wherein the storage regions provided in the conductive carrier storage part are two and the barrier regions are three, and at least the barrier region between the storage regions has the multi-tunneling structure.
Claim 7
Dependent Claim
34 words
A semiconductor device as set forth in claim 5, wherein two barrier regions adjacent to surfaces of the storage regions opposed to their surfaces facing with each other do not have the multi-tunneling structure.
Claim 8
Dependent Claim
21 words
A semiconductor device as set forth in claim 5, wherein a carrier supply is provided in the conductive carrier storage part.
Claim 9
Dependent Claim
85 words
A semiconductor device as set forth in claim 5, wherein the conductive carrier storage part is formed on the semiconductor substrate, on which provided are one source/drain region formed on the surface region of the substrate and at least partially adjoining to the conductive carrier storage part and an electrode formed on the conductive carrier storage part, so that storing and processing information is carried out corresponding to the distribution ratio of conductive carriers into the two storage regions in the conductive carrier storage part.
Claim 10
Dependent Claim
76 words
A semiconductor device as set forth in claim 5, wherein the conductive carrier storage part is formed on the semiconductor substrate, there are provided two source/drain regions formed below near both ends of the conductive carrier storage part and a gate electrode formed on the conductive carrier storage part, so that storing and processing information is performed corresponding to the distribution ratio of conductive carriers into the two storage regions in the conductive carrier storage part.
Claim 11
Dependent Claim
24 words
A semiconductor device as set forth in claim 9, wherein the storage regions and low barrier region are made of amorphous Si thin film.
Claim 12
Dependent Claim
42 words
A semiconductor device as set forth in claim 1, wherein the low barrier region in the barrier region having the multi-tunneling structure is made of a thin film material having thickness equal to or lower than de Broglie wave of conductive carriers.
Claim 13
Dependent Claim
47 words
A semiconductor device as set forth in claim 1, wherein the low barrier region in the barrier region having the multi-tunneling structure is made of a thin film material having an energy level higher than that of said at least one storage region by a predetermined value.
Claim 14
Dependent Claim
69 words
A semiconductor device as set forth in claim 1, wherein the conductive carrier storage part is formed on the semiconductor substrate, on which provided is one source/drain region formed on a surface region of the substrate and at least partially adjoining to the conductive carrier storage part and an electrode formed on the conductive carrier storage part, so that the conductive carrier storage part functions as a memory part.
Claim 15
Dependent Claim
61 words
A semiconductor device as set forth in claim 1, wherein the conductive carrier storage part is formed on the semiconductor substrate, there are provided two source/drain regions formed below near both ends of the conductive carrier storage part and a gate electrode formed on the conductive carrier storage part, so that the conductive carrier storage part functions as a memory part.
Claim 16
Dependent Claim
114 words
A semiconductor device as set forth in claim 14, wherein at least one of the two source/drain regions is spaced from the conductive carrier storage part to have a predetermined gap, and there are provided at the side of the conductive carrier storage part spaced from the source/drain region having the predetermined gap therebetween an insulator side wall thinner than the size of the gap, a gate insulator formed on the semiconductor substrate from the dielectric side wall to the source/drain region, and a gate electrode on the gate insulator, and the gate electrode is made of a conductive material which is commonly used for the gate electrode on the conductive carrier storage part.
Claim 17
Dependent Claim
71 words
A semiconductor device as set forth in claim 1, wherein the semiconductor device is a DRAM memory cell having a MIS transistor composed of a gate and source/drain regions; a capacitance electrode connected to one of the source/drain regions of the MIS transistor; a plate electrode; and a capacitance insulator film interposed between the capacitance electrode and the plate electrode, and the conductive carrier storage part is the capacitance insulator film.
Claim 18
Dependent Claim
48 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of SiO2 thin film, and said at least one storage region and low barrier region in the conductive carrier storage part are made of Si thin film.
Claim 19
Dependent Claim
40 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of Si3N4, and said at least one storage region and low barrier region are made of Si thin film.
Claim 20
Dependent Claim
48 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of AlAs thin film, and said at least one storage region and low barrier region in the conductive carrier storage part are made of GaAs thin film.
Claim 21
Dependent Claim
32 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers are made of GaAlAs, and said at least one storage region and low barrier region are made of GaAs.
Claim 22
Dependent Claim
48 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of SiO2 thin film, and said at least one storage region and low barrier region in the conductive carrier storage part are made of SiC thin film.
Claim 23
Dependent Claim
48 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of GaAlN thin film, and said at least one storage region and low barrier region in the conductive carrier storage part are made of GaN thin film.
Claim 24
Dependent Claim
48 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of Si thin film, and said at least one storage region and low barrier region in the conductive carrier storage part are made of SiGe thin film.
Claim 25
Dependent Claim
70 words
A semiconductor device as set forth in claim 1, wherein said tunneling barriers in the conductive carrier storage part are made of a thin film of monocrystalline semiconductor, and said at least one storage region and low barrier region in the conductive carrier storage part are made of a thin film of any materials which have the substantially same lattice constant as that on the surface of the monocrystalline semiconductor.
References Cited (Backward Citations)
JPH0497564A
Cited
US5319229A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-18 | 2000-08-19 | 2001-02-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-18 | 2004-08-19 | 2005-02-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-18 | 2008-08-19 | 2009-02-18 | $7700.00 | Window Closed / Lapsed |