US5590160A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Symbol and frame synchronization in both a TDMA system and a CDMA
Assignee: Nokia Oyj
•
Filing: 1995-02-10
•
Granted: 1996-12-31
•
Expires: 2015-02-10
Abstract
Abstract A digital radio communication system includes a receiver for receiving a signal stream that includes data frames, each frame including a data signal sequence and a synchronizing signal sequence. The communication system synchronizes the receiver by employing the signal stream. The receiver comprises: a sampling circuit for sampling symbol levels in the synchronizing signal sequence; cross correlation circuitry for comparing values derived from the sampled symbol levels with an expected set of values and producing an error value output; and correction circuitry that is responsive to the error output and produces a sample control output to the sample circuitry to alter the times of sampling of the symbol levels so as to reduce the error output and achieve time synchronization with the received synchronizing signal sequence. A further embodiment of the invention is described in relation to a CDMA receiving system.
Inventors
- 👤 Kjell Ostman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 04:25
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/027; H04B; H04B1/00; H04B1/69; H04B1/707; H04B1/7073; H04B1/7085; H04L7/04; H04L7/041; H04L7/042; H04L7/043; H04B1/70735
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
191 words
A method for phase synchronizing a receiver in a radio communication system which operates in a code-division multiple access (CDMA) environment and receives a signal stream including a spread spectrum signal having data encoded with pseudo-random noise (PN) sequences of chips, said method comprising the steps of: generating a local PN sequence of chips at said receiver; sampling a received spread spectrum signal at first and second sample times during each of a plurality of chips in a received PN sequence, said first and second sample times separated by a partial chip interval; despreading samples made at said first and second sample times under control of said local PN sequence of chips; deriving despreading values from the result of said despreading of samples made at said first and second sample times under control of said local PN sequence of chips; calculating a ratio between said first and second despreading values; deriving an error signal based upon a difference between said ratio and a predetermined desired value; and employing said error signal to adjust a time of occurrence of said first and second sample times so as to reduce said error signal.
Claim 2
Independent Claim
191 words
A method for phase synchronizing a receiver in a radio communication system which operates in a code-division multiple access (CDMA) environment and receives a signal stream including a spread spectrum signal having data encoded with pseudo-random noise (PN) sequences of chips, said method comprising the steps of: generating a local PN sequence of chips at said receiver; sampling a received spread spectrum signal at first and second sample times during each of a plurality of chips in a received PN sequence, said first and second sample times separated by a partial chip interval; despreading samples made at said first and second sample times under control of said local PN sequence of chips; deriving despreading values from the result of said despreading of samples made at said first and second sample times under control of said local PN sequence of chips; calculating a ratio between said first and second despreading values; deriving an error signal based upon a difference between said ratio and a predetermined desired value; and employing said error signal to adjust a time of occurrence of said first and second sample times so as to reduce said error signal.
Claim 3
Dependent Claim
18 words
The method as recited in claim 1, wherein said partial chip interval is approximately 1/2 chip in duration.
Claim 4
Dependent Claim
29 words
The method as recited in claim 2, wherein said employing step adjusts said second sample time to occur at a peak of an impulse response created by a chip.
Claim 5
Independent Claim
207 words
A system for phase synchronizing a receiver in a radio communication system which operates in a code-division multiple access (CDMA) environment and receives a signal stream including a spread spectrum stream having a spread spectrum signal comprising data encoded with pseudo-random noise (PN) sequences of chips, said system comprising: means for generating a local PN sequence of chips at said receiver; means for sampling a received spread spectrum signal at first and second sample times during each of a plurality of chips in a received PN sequence, said first and second sample times separated by a partial chip interval; means for despreading samples made at said first and second sample times under control of said local PN sequence of chips; means for deriving despreading values from the result of said despreading of samples made at said first and second sample times under control of said local PN sequence of chips; means for calculating a ratio between said first and second despreading values; means for deriving an error signal based upon a difference between said ratio and a predetermined desired value; and means for employing said error signal to adjust a time of occurrence of said first and second sample times so as to reduce said error signal.
Claim 6
Independent Claim
207 words
A system for phase synchronizing a receiver in a radio communication system which operates in a code-division multiple access (CDMA) environment and receives a signal stream including a spread spectrum stream having a spread spectrum signal comprising data encoded with pseudo-random noise (PN) sequences of chips, said system comprising: means for generating a local PN sequence of chips at said receiver; means for sampling a received spread spectrum signal at first and second sample times during each of a plurality of chips in a received PN sequence, said first and second sample times separated by a partial chip interval; means for despreading samples made at said first and second sample times under control of said local PN sequence of chips; means for deriving despreading values from the result of said despreading of samples made at said first and second sample times under control of said local PN sequence of chips; means for calculating a ratio between said first and second despreading values; means for deriving an error signal based upon a difference between said ratio and a predetermined desired value; and means for employing said error signal to adjust a time of occurrence of said first and second sample times so as to reduce said error signal.
Claim 7
Dependent Claim
65 words
The system as recited in claim 4 wherein said means for sampling level samples each of said plurality of chips at the first and second sample times, and wherein said level samples sampled at said first sample time exhibit an amplitude value different from said level samples sampled at said second sample time if said means for sampling is operating in phase with said chips.
Claim 8
Dependent Claim
49 words
The system as recited in claim 5 wherein said first and second sample times are separated by a constant time period, and said means for employing causes said first and second sample times to be moved in tandem when moved with respect to a chip signal to be sampled.
Claim 9
Dependent Claim
85 words
The system as recited in claim 4 wherein said means for employing comprises: a position counter for providing a plus or minus count increment depending upon said error signal; a sample counter synchronized to a clock in said receiver; and comparator means for comparing count values of said position counter and sample counter and for outputting a latch signal in accord with said comparing, said latch signal thereby outputted at an altered time and causing a time alteration in generation of said local PN sequence.
References Cited (Backward Citations)
US4279018A
Cited
US4692931A
Cited
US4805191A
Cited
US4847880A
Cited
US4984247A
Cited
US4975927A
Cited
EP0431957A2
Cited
WO1991017613A1
Cited
US5101417A
Cited
DE4212194A1
Cited
US5329558A
Cited
US5341395A
Cited
US5315615A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-31 | 2000-07-01 | 2000-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-31 | 2004-07-01 | 2004-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-31 | 2008-07-01 | 2008-12-31 | $7700.00 | Window Closed / Lapsed |