§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5587613A Expired / Lapsed US ⏱️ 0.0 years remaining

Low-capacitance, isotropically etched antifuse and method of manufacture therefor

Assignee: Crosspoint Solutions Inc
•
Filing: 1994-05-25
•
Granted: 1996-12-24
•
Expires: 2014-05-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention provides for an integrated circuit antifuse structure having a first metal interconnection line, a programing layer over the first interconnection line, an etch stop layer over the programming layer, a sacrificial buffer layer over the etch stop layer, an insulating layer over the buffer layer, and a second metal interconnection line over the insulating layer. An aperture extends through the insulating layer and the buffer layer. The buffer layer has etching characteristics which are different from those of the insulating layer and the etch stop layer. This permits the aperture through the insulating layer to be formed with substantially vertical sides and through the buffer layer to be formed with substantially sloped sides. The second interconnection line extends into the aperture to form an antifuse structure with a low capacitance and a consistent programming voltage.

Inventors

  • 👤 Ali Iranmanesh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:38
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 138 words
An antifuse structure in an integrated circuit comprising a first metal interconnection line; a programming layer over said first interconnection line; an etch stop layer over said programming layer, said etch stop layer from 20 to 40 Å thick; a buffer layer over said etch step layer, said buffer from 300 to 800 Å thick; an insulating layer over said buffer layer, said buffer layer having etching characteristics different from said insulating layer and said etch stop layer, said insulating layer being relatively thick with respect to said etch stop layer and having an aperture therethrough, said aperture further extending through said buffer layer, said insulating layer from 5000 to 15000 Å thick; and a second interconnection line over said insulating layer and in said aperture; whereby said antifuse structure has low capacitance and a consistent programming voltage.
Claim 2
Dependent Claim 138 words
An antifuse structure in an integrated circuit comprising a first metal interconnection line; a programming layer over said first interconnection line; an etch stop layer over said programming layer, said etch stop layer from 20 to 40 Å thick; a buffer layer over said etch step layer, said buffer from 300 to 800 Å thick; an insulating layer over said buffer layer, said buffer layer having etching characteristics different from said insulating layer and said etch stop layer, said insulating layer being relatively thick with respect to said etch stop layer and having an aperture therethrough, said aperture further extending through said buffer layer, said insulating layer from 5000 to 15000 Å thick; and a second interconnection line over said insulating layer and in said aperture; whereby said antifuse structure has low capacitance and a consistent programming voltage.
Claim 3
Dependent Claim 17 words
The antifuse structure of claim 1 wherein said aperture through said buffer layer has concave, sloped sidewalls.
Claim 4
Dependent Claim 13 words
The antifuse structure of claim 2 wherein said buffer layer comprises amorphous silicon.
Claim 5
Dependent Claim 29 words
The antifuse structure of claim 2 wherein said second metal interconnection line comprises an aluminum layer and a barrier metal layer between said aluminum layer and said programming layer.
Claim 6
Dependent Claim 20 words
The antifuse structure of claim 4 wherein said etch stop layer contacts said barrier metal layer and said programming layer.
Claim 7
Dependent Claim 15 words
The antifuse structure of claim 4 wherein said barrier metal layer contacts said programming layer.
Claim 8
Dependent Claim 28 words
The antifuse structure of claim 4 wherein said first metal interconnection line comprises an aluminum layer and a barrier metal layer between said aluminum layer and first programming-layer.

References Cited (Backward Citations)

US5451810A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-12-24 2000-06-24 2000-12-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-12-24 2004-06-24 2004-12-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-12-24 2008-06-24 2008-12-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag