← Back to Patent Explorer
US5581382A Expired / Lapsed US ⏱️ 0.0 years remaining

Liquid crystal display device having connection pads insulated by double layered anodic oxide material

Assignee: LG Electronics Inc
•
Filing: 1994-12-16
•
Granted: 1996-12-03
•
Expires: 2014-12-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A TFT-LCD panel structure to prevent a TFT-LCD device provided therein from being damaged due to moisture penetration. The structure comprises upper and lower substrates and a display part having a thin film transistor array provided with a plurality of gate bus lines. A plurality of source bus lines are formed on the lower substrate and a pixel portion is formed on the upper substrate. A liquid crystal layer is formed between the substrates. Gate pad portions are formed at one side of the display part and include a plurality of gate pads connected to each corresponding gate bus line, for supplying a driving voltage to each of the gate bus lines through each corresponding gate pad. A first single passivation layer encloses each of the gate pad portions. Source pad portions are formed at upper and lower sides of the display part and include a plurality of source pads connected to each corresponding source bus line, for supplying a signal voltage to the source bus lines. Each of the source pad portions is enclosed in a second single passivation layer. A third passivation layer covers only the display part other than the gate and source pad portions.

Inventors

  • 👤 Geon T. Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 21:11
CPC Classifications
G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/1333; G02F1/133308; G02F1/1345; C; C25; C25D; C25D11/00; C25D11/02

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 190 words
A liquid crystal display device comprising: upper and lower substrates, a pixel portion formed on the upper substrate, a plurality of source bus lines on the lower substrate; a display part having a thin film transistor array provided with a plurality of gate bus lines; a liquid crystal layer formed between the substrates; gate pad portions formed adjacent the display part and including a plurality of gate pads each connected to a corresponding gate bus line, for supplying a driving voltage to each of the gate bus lines through each corresponding gate pad; a single passivation layer enclosing each of the gate pad portions, said single passivation layer including a first anodic oxide; source pad portions formed at upper and lower sides of the display part and including a plurality of source pads connected to each corresponding source bus line, for supplying a signal voltage to the source bus lines; a second single passivation layer enclosing each of the source pad portions, said second single passivation layer including a second anodic oxide; and a third passivation layer covering only the display part other than the gate and source pad portions.
Claim 2
Dependent Claim 190 words
A liquid crystal display device comprising: upper and lower substrates, a pixel portion formed on the upper substrate, a plurality of source bus lines on the lower substrate; a display part having a thin film transistor array provided with a plurality of gate bus lines; a liquid crystal layer formed between the substrates; gate pad portions formed adjacent the display part and including a plurality of gate pads each connected to a corresponding gate bus line, for supplying a driving voltage to each of the gate bus lines through each corresponding gate pad; a single passivation layer enclosing each of the gate pad portions, said single passivation layer including a first anodic oxide; source pad portions formed at upper and lower sides of the display part and including a plurality of source pads connected to each corresponding source bus line, for supplying a signal voltage to the source bus lines; a second single passivation layer enclosing each of the source pad portions, said second single passivation layer including a second anodic oxide; and a third passivation layer covering only the display part other than the gate and source pad portions.
Claim 3
Dependent Claim 19 words
The device of claim 1, wherein each of the first and second passivation layers includes a transparent insulating layer.
Claim 4
Dependent Claim 14 words
The device of claim 2, wherein the transparent insulating layer includes a nitride layer.
Claim 5
Dependent Claim 24 words
The device of claim 1, wherein each of the pads of the source and gate pad portions is composed of a metal for anodic-oxidizing.
Claim 6
Dependent Claim 194 words
A liquid crystal display device comprising; upper and lower substrates, a pixel portion formed on the upper substrate, a plurality of source bus lines on the lower substrate; a display part having a thin film transistor array provided with a plurality of gate bus lines; a liquid crystal layer formed between the substrates; gate pad portions formed adjacent to the display part and including a plurality of gate pads each connected to a corresponding gate bus lines, for supplying a driving voltage to each of the gate bus lines through each corresponding gate pad, a first double-layer passivation layer enclosing each of the gate pad portions, said first double-layer passivation layer including a first anodic oxide; source pad portions formed at upper and lower sides of the display part and including a plurality of source pads each connected to a corresponding source bus line, for supplying a signal voltage to the source bus lines; a second double-layer passivation layer enclosing each of the source pad portions, said second double-layer passivation layer including a second anodic oxide; and a third passivation layer covering only the display part other than the gate and source pad portions.
Claim 7
Dependent Claim 194 words
A liquid crystal display device comprising; upper and lower substrates, a pixel portion formed on the upper substrate, a plurality of source bus lines on the lower substrate; a display part having a thin film transistor array provided with a plurality of gate bus lines; a liquid crystal layer formed between the substrates; gate pad portions formed adjacent to the display part and including a plurality of gate pads each connected to a corresponding gate bus lines, for supplying a driving voltage to each of the gate bus lines through each corresponding gate pad, a first double-layer passivation layer enclosing each of the gate pad portions, said first double-layer passivation layer including a first anodic oxide; source pad portions formed at upper and lower sides of the display part and including a plurality of source pads each connected to a corresponding source bus line, for supplying a signal voltage to the source bus lines; a second double-layer passivation layer enclosing each of the source pad portions, said second double-layer passivation layer including a second anodic oxide; and a third passivation layer covering only the display part other than the gate and source pad portions.
Claim 8
Dependent Claim 30 words
The device of claim 5, wherein each of the first and second double-layer passivation layers includes a first layer enclosing each pad and a second layer enclosing the first layer.
Claim 9
Dependent Claim 18 words
The device of claim 6, wherein each of the first and second layers includes a transparent insulating layer.
Claim 10
Dependent Claim 65 words
The device of claim 7, wherein the first layer of said first double-layer passivation layer includes said first anode oxide and the second layer of said first double-layer passivation layer includes a first nitride layer, and the first layer of the second double-layer passivation layer includes said second anode oxide and the second layer of said second double-layer passivation layer includes a second nitride layer.

References Cited (Backward Citations)

US5187604A Cited
US5172212A Cited
US5430329A Cited
US5349205A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-12-03 2000-06-03 2000-12-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-12-03 2004-06-03 2004-12-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-12-03 2008-06-03 2008-12-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag