US5579353A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic clock mode switch
Assignee: Texas Instruments Inc
•
Filing: 1995-07-26
•
Granted: 1996-11-26
•
Expires: 2015-07-26
Abstract
Abstract A dynamic clock mode switch (11) is provided for switching clock frequencies while allowing continuing operation of a depending system. The switch includes an enable circuit for transmitting an enable signal, a phase-locked loop circuit (PLL) (15) for locking onto an input clock frequency in response to said enable circuit, a PLL lock indicator for receiving a PLL lock signal (29) from said PLL, and a clock multiplexer with a multiplier for multiplying said input clock frequency by a predetermined factor in response to said enable circuit and PLL clock signals.
Inventors
- 👤 Kevin C. Parmenter
- 👤 Yutaka Takahashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:27
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; G; G06; G06F; G06F1/00; G06F1/04; G06F1/08; H04; H04L; H04L7/00; H04L7/0079; H04L7/0083; H03L7/08; H03L7/085; H03L7/095; H04L7/02; H04L7/033; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
118 words
A dynamic clock mode switch for switching clock frequencies in response to an enable signal, while allowing continuing operation of a depending system, said switch comprising: a phase-locked loop circuit (PLL) for locking onto an input clock signal having a first frequency in response to said enable signal and for providing a first output clock signal, phase locked to said input clock signal, having a second frequency automatic clock switching means for providing said first output clock signal as the dynamic clock mode switch output clock signal, and for automatically switching to said input clock signal as the dynamic clock mode switch output clock signal when said PLL loses lock, but only at a subsequent clock phase boundary.
Claim 2
Dependent Claim
118 words
A dynamic clock mode switch for switching clock frequencies in response to an enable signal, while allowing continuing operation of a depending system, said switch comprising: a phase-locked loop circuit (PLL) for locking onto an input clock signal having a first frequency in response to said enable signal and for providing a first output clock signal, phase locked to said input clock signal, having a second frequency automatic clock switching means for providing said first output clock signal as the dynamic clock mode switch output clock signal, and for automatically switching to said input clock signal as the dynamic clock mode switch output clock signal when said PLL loses lock, but only at a subsequent clock phase boundary.
Claim 3
Dependent Claim
20 words
A switch as in claim 1, said automatic clock switching means changing clock modes upon sensing a clock phase boundary.
Claim 4
Dependent Claim
146 words
A dynamic clock mode switch for providing as an output clock signal either, as a default, an input clock signal, or, alternatively, in response to an enable signal, a derived clock signal, phase locked to said input clock signal, wherein said derived clock signal is provided as said output clock signal only so long as phase lock is maintained, comprising: a phase-locked loop circuit (PLL) having said input clock signal as the input thereto which, in response to said enable signal, is enabled to lock onto said input clock signal and provide said derived clock signal, and which provides a lock signal indicating that phase lock has occurred; and automatic clock switching means for providing said derived clock signal as said output clock signal in response to said lock signal upon sensing that said input clock signal and said derived signal are at the same state.
Claim 5
Dependent Claim
146 words
A dynamic clock mode switch for providing as an output clock signal either, as a default, an input clock signal, or, alternatively, in response to an enable signal, a derived clock signal, phase locked to said input clock signal, wherein said derived clock signal is provided as said output clock signal only so long as phase lock is maintained, comprising: a phase-locked loop circuit (PLL) having said input clock signal as the input thereto which, in response to said enable signal, is enabled to lock onto said input clock signal and provide said derived clock signal, and which provides a lock signal indicating that phase lock has occurred; and automatic clock switching means for providing said derived clock signal as said output clock signal in response to said lock signal upon sensing that said input clock signal and said derived signal are at the same state.
Claim 6
Dependent Claim
55 words
A dynamic clock mode switch according to claim 3, further comprising means for automatically switching the dynamic clock mode switch output clock signal from said derived signal to said input clock signal when said PLL loses lock, but only after sensing that said input clock signal and said derived signal are at the same state.
Claim 7
Dependent Claim
45 words
A dynamic clock mode switch according to claim 3, wherein said automatic clock switching means further comprises means for deferring said providing of said derived clock signal as said output clock signal after said lock signal is received until the next stable clock state occurs.
Claim 8
Dependent Claim
56 words
A dynamic clock mode switch according to claim 5, wherein said means for deferring comprises means for sensing when both said input clock signal and said derived clock signal next transition in the same direction at the same time, and for providing said derived clock signal as said output clock signal when said sensing has occurred.
Claim 9
Dependent Claim
28 words
A dynamic clock mode switch according to claim 5, wherein said derived clock signal has a frequency that is a multiple of the frequency of said input signal.
Claim 10
Dependent Claim
132 words
A dynamic clock mode switch for switching an output clock signal between an input clock signal and a derived clock signal, phase locked to said input clock signal, comprising: a phase-locked loop circuit (PLL) having said input clock signal as the input thereto capable of locking onto said input clock signal, providing said derived clock signal, and providing a lock signal indicating phase lock has occurred; and automatic clock switching means for switching from said input signal to said derived clock signal as said output clock signal upon receipt of said lock signal, and for switching from said derived signal to said input clock signal as said output clock signal upon loss of said lock signal, after sensing that said input clock signal and said derived signal are at the same state.
Claim 11
Dependent Claim
132 words
A dynamic clock mode switch for switching an output clock signal between an input clock signal and a derived clock signal, phase locked to said input clock signal, comprising: a phase-locked loop circuit (PLL) having said input clock signal as the input thereto capable of locking onto said input clock signal, providing said derived clock signal, and providing a lock signal indicating phase lock has occurred; and automatic clock switching means for switching from said input signal to said derived clock signal as said output clock signal upon receipt of said lock signal, and for switching from said derived signal to said input clock signal as said output clock signal upon loss of said lock signal, after sensing that said input clock signal and said derived signal are at the same state.
Claim 12
Dependent Claim
45 words
A dynamic clock mode switch in accordance with claim 1, wherein said phase-locked loop circuit provides a lock signal to said automatic clock switching means, and wherein, when such lock signal is lost, said automatic clock switching means automatically switches to said input clock signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-26 | 2000-05-27 | 2000-11-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-26 | 2004-05-27 | 2004-11-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-26 | 2008-05-27 | 2008-11-26 | $7700.00 | Window Closed / Lapsed |