US5576656A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage regulator for an output driver with reduced output impedance
Assignee: STMicroelectronics lnc USA
•
Filing: 1995-03-31
•
Granted: 1996-11-19
•
Expires: 2015-03-31
Abstract
Abstract An output driver circuit for an integrated circuit is disclosed, where the output driver drives an output terminal with a high logic level having a voltage limited from the power supply voltage of the integrated circuit. The limited voltage is provided by applying a limited output high voltage to an output buffer, such that the drive signal applied to the gate of the pull-up transistor in the output driver is limited by the limited output high voltage applied to the output buffer. A voltage reference and regulator circuit for generating the limited output high voltage, or for generating a reference voltage for application to a circuit other than an output buffer and that demands sink current, is also disclosed. The voltage reference and regulator is based on a current mirror, in which the sum of the current in the current mirror is controlled by a bias current source which may be dynamically controlled within the operating cycle or programmed by way of fuses. A sink current path circuit, according to various alternatives, is disclosed as providing an additional sink current path in the event that the limited output high voltage, or reference voltage, exceeds the desired level.
Inventors
- 👤 David C. McClure
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 17:32
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45479; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/465; H03F3/45632; H03F3/45744; H03F3/45766; H03F2203/00; H03F2203/45; H03F2203/45454; H03F2203/45466; H03F2203/45504; H03F2203/45508
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
233 words
A voltage reference circuit, comprising: a first reference transistor, having a source/drain path connected on a first end to a power supply voltage, and having a gate connected to a drain end of its source/drain path; a second reference transistor, having a source/drain path connected between a second end of the source/drain path of the first reference transistor and a common node, and having a gate for receiving a reference voltage; a first mirror transistor, having a source/drain path connected between the power supply voltage and an output node, and having a gate connected to the gate of the first reference transistor; a second mirror transistor, having source/drain path connected between the output node and the common node, and having a gate; a bias current source, coupled to the common node, for conducting a current including the sum of the currents in the second reference transistor and the second mirror transistor; and a sink current path circuit, connected to the output node, for conducting current responsive to the voltage at the output node exceeding a desired level, wherein the sink current path circuit comprises: a sink transistor having a conduction path connected between the output node and ground, and having a control electrode; a sink bias circuit coupled to the control electrode of the sink transistor, for turning on the sink transistor responsive to a rise in the voltage at the output node.
Claim 2
Dependent Claim
233 words
A voltage reference circuit, comprising: a first reference transistor, having a source/drain path connected on a first end to a power supply voltage, and having a gate connected to a drain end of its source/drain path; a second reference transistor, having a source/drain path connected between a second end of the source/drain path of the first reference transistor and a common node, and having a gate for receiving a reference voltage; a first mirror transistor, having a source/drain path connected between the power supply voltage and an output node, and having a gate connected to the gate of the first reference transistor; a second mirror transistor, having source/drain path connected between the output node and the common node, and having a gate; a bias current source, coupled to the common node, for conducting a current including the sum of the currents in the second reference transistor and the second mirror transistor; and a sink current path circuit, connected to the output node, for conducting current responsive to the voltage at the output node exceeding a desired level, wherein the sink current path circuit comprises: a sink transistor having a conduction path connected between the output node and ground, and having a control electrode; a sink bias circuit coupled to the control electrode of the sink transistor, for turning on the sink transistor responsive to a rise in the voltage at the output node.
Claim 3
Dependent Claim
78 words
The voltage reference circuit of claim 1, wherein the sink bias circuit comprises: a load transistor, having a conduction path connected between a first voltage and the control electrode of the sink transistor, and having a control electrode biased to a bias voltage; and a sink control transistor, having a conduction path connected in series with the conduction path of the load transistor, and having a control electrode coupled to respond to the voltage at the output node.
Claim 4
Dependent Claim
26 words
The voltage reference circuit of claim 2, wherein the control electrode of the sink control transistor is coupled to the gate of the first mirror transistor.
Claim 5
Dependent Claim
22 words
The voltage reference circuit of claim 1, wherein the first mirror transistor and the first mirror transistor are p-channel field effect transistors.
Claim 6
Dependent Claim
27 words
The voltage reference circuit of claim 2, wherein the load transistor is a p-channel field-effect transistor and the sink control transistor is an n-channel field effect transistor.
Claim 7
Dependent Claim
21 words
The voltage reference circuit of claim 5, wherein the control electrode of the load transistor is connected to the common node.
Claim 8
Dependent Claim
178 words
The voltage reference circuit of claim 2, further comprising: a first sink reference transistor, having a source/drain path connected on a first end to the power supply voltage, and having a gate connected to a drain end of its source/drain path; a second sink reference transistor having a source/drain path connected between a second end of the source/drain path of the first sink reference transistor and a sink common node, and having a gate for receiving the reference voltage; a first sink mirror transistor, having a source/drain path connected between the power supply voltage and the control electrode of the sink control transistor, and having a gate connected to the gate of the first sink reference transistor; a second sink mirror transistor, having a source/drain path connected between the control electrode of the sink control transistor, and the sink common node, and having a gate; a sink bias current source, coupled to the sink common node, for conducting a current including the sum of the currents in the second sink reference transistor and the second sink mirror transistor.
Claim 9
Dependent Claim
36 words
The voltage reference circuit of claim 7, further comprising: a voltage divider, for generating the reference voltage applied to the gate of the second reference transistor and to the gate of the second sink reference transistor.
Claim 10
Dependent Claim
28 words
The voltage reference circuit of claim 1, wherein the second mirror transistor has a current drive capability that is significantly greater than that of the second reference transistor.
Claim 11
Dependent Claim
186 words
An output driver circuit for an integrated circuit, comprising: a pull-up drive transistor, having a conduction path coupled between a power supply voltage and an output terminal, and having a control electrode; circuitry for limiting the drive of the pull-up drive transistor responsive to a bias voltage; and a voltage reference and regulator circuit for producing the bias voltage, comprising: a voltage divider for generating a divided voltage based upon the power supply voltage; a current mirror having a reference leg and a mirror leg, said reference leg receiving the divided voltage from the voltage divider and conducting a reference current responsive thereto, said mirror leg conducting a mirrored current responsive to the reference current and deriving, at an output, the bias voltage based upon said mirrored current; a bias current source, coupled to the reference leg and the mirror leg of the current mirror, for controlling the reference current and the mirror current conducted thereby; and a sink current path circuit, coupled to the bias voltage output of the current mirror, for conducting sink current responsive to the bias voltage output exceeding a desired level.
Claim 12
Dependent Claim
186 words
An output driver circuit for an integrated circuit, comprising: a pull-up drive transistor, having a conduction path coupled between a power supply voltage and an output terminal, and having a control electrode; circuitry for limiting the drive of the pull-up drive transistor responsive to a bias voltage; and a voltage reference and regulator circuit for producing the bias voltage, comprising: a voltage divider for generating a divided voltage based upon the power supply voltage; a current mirror having a reference leg and a mirror leg, said reference leg receiving the divided voltage from the voltage divider and conducting a reference current responsive thereto, said mirror leg conducting a mirrored current responsive to the reference current and deriving, at an output, the bias voltage based upon said mirrored current; a bias current source, coupled to the reference leg and the mirror leg of the current mirror, for controlling the reference current and the mirror current conducted thereby; and a sink current path circuit, coupled to the bias voltage output of the current mirror, for conducting sink current responsive to the bias voltage output exceeding a desired level.
Claim 13
Dependent Claim
62 words
The output driver circuit of claim 10, wherein the circuitry for limiting the drive of the pull-up drive transistor comprises: an output buffer, having an input for receiving a data signal, and having an output connected to the control electrode of the pull-up drive transistor, said output buffer connected to receive a bias voltage that is lower than the power supply voltage.
Claim 14
Dependent Claim
138 words
The output driver circuit of claim 11, wherein the current mirror comprises: a reference p-channel transistor, having a source biased by the power supply voltage and having a drain and a gate connected together; a reference n-channel transistor, having a drain connected to the drain of the reference p-channel transistor, having its gate receiving the divided voltage, and having a source connected to the bias current source; a mirror p-channel transistor, having a source biased by the power supply voltage, having a gate connected to the gate of the reference p-channel transistor, and having a drain coupled to produce the bias voltage; and a mirror n-channel transistor, having a source connected to the bias current source, having a drain connected to the drain of the mirror p-channel transistor, and having a gate coupled to receive the bias voltage.
Claim 15
Dependent Claim
76 words
The output driver circuit of claim 12, wherein the sink current path circuit comprises: a load transistor, having a conduction path connected between a first voltage and the control electrode of the sink transistor, and having a control electrode biased to an on state; and a sink control transistor, having a conduction path connected in series with the conduction path of the load transistor, and having a control electrode coupled to respond to the bias voltage.
Claim 16
Dependent Claim
26 words
The output driver circuit of claim 13, wherein the control electrode of the sink control transistor is coupled to the gate of the mirror p-channel transistor.
Claim 17
Dependent Claim
27 words
The output driver circuit of claim 14, wherein the load transistor is a p-channel field-effect transistor and the sink control transistor is an n-channel field effect transistor.
Claim 18
Dependent Claim
21 words
The output driver circuit of claim 15, wherein the control electrode of the load transistor is connected to the bias voltage.
Claim 19
Dependent Claim
178 words
The output driver circuit of claim 13, further comprising: a first sink reference transistor, having a source/drain path connected on a first end to the power supply voltage, and having a gate connected to a drain end of its source/drain path; a second sink reference transistor having a source/drain path connected between a second end of the source/drain path of the first sink reference transistor and a sink common node, and having a gate for receiving the divided voltage; a first sink mirror transistor, having a source/drain path connected between the power supply voltage and the control electrode of the sink control transistor, and having a gate connected to the gate of the first sink reference transistor; a second sink mirror transistor, having a source/drain path connected between the control electrode of the sink control transistor, and the sink common node, and having a gate; a sink bias current source, coupled to the sink common node, for conducting a current including the sum of the currents in the second sink reference transistor and the second sink mirror transistor.
References Cited (Backward Citations)
US5361003A
Cited
US5444397A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-19 | 2000-05-20 | 2000-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-19 | 2004-05-20 | 2004-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-19 | 2008-05-20 | 2008-11-19 | $7700.00 | Window Closed / Lapsed |